Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp1128669pxu; Mon, 23 Nov 2020 12:21:53 -0800 (PST) X-Google-Smtp-Source: ABdhPJzaq63Io9sd+IQgVI74ljkLRWLBcMnVt/hqCuRTW0Nhy14bEvlZLpARE6hbuKg7ro9sqxuG X-Received: by 2002:a17:906:b18:: with SMTP id u24mr1235394ejg.501.1606162913056; Mon, 23 Nov 2020 12:21:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606162913; cv=none; d=google.com; s=arc-20160816; b=yC0nrf9z517BankV/s6jQCBAZWC+Nn8HHfkH1PF8I7+D63NaaybKueleQ/fZF7iA8Y I+l456xs7j0rI3J0Vtb9d4q++tD0xdTiP57ZJZjFaQbZuB06Du7O5KoTs6j4FrITKSAJ uZ4PClXF4tlU/o1alcTBU4TLreMMdVtg1V2GP8YvzucsAyc1MW2D7QAitumE91rULXrF t75AeC7qDofSWPk45W0YgzIf1BfUw+2BTwQkxgJ8eMRIxnpSiNyrjwuaaYS50jpWJRJ+ L3nloKTyIFI2HbjZY5LJiPdNZkx/Ge1jEsScVuQ4L4nqysRQ9s+I84eNqQN05vdYtZfA Fv9Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=dsJaMW2E8x66lSobB5W6JfCyLdlUss/7lLoDgCHhcrA=; b=oUAYr2l3umDLIvc04BqO7JaBQ1LsRb2PWsKGhRbe82SBwQv0gOR2JXI9eNdFuej4VI CfqkkIZZko1Qvkv/eSm9SdD27ADZUDhTz+tQjyBKcp+Nj0DqE9wdIisCTdF1jbI08YIK 5s0e6PrjxK87yROou25N+4hmoRBeZ/m9VirgWEBB/eRt/kC3P5rr3W7dDnci5oD5QotQ 4V0fUf6fwUDnGgXR6NBxSPO7u542OT++hELdoUe0JOv6QDU529BBqNpCNo7zWMxcnTS+ KOZMDRmXaB/xd1e4N/y79jAYxErqxaYnCSz4XaNAqIX4Q/n2sSw30v3wJ9+jwgzbDgQV eO7w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=DL0dnBw7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z10si8085337edp.346.2020.11.23.12.21.30; Mon, 23 Nov 2020 12:21:53 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=DL0dnBw7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731253AbgKWURW (ORCPT + 99 others); Mon, 23 Nov 2020 15:17:22 -0500 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:11573 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730857AbgKWURT (ORCPT ); Mon, 23 Nov 2020 15:17:19 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Mon, 23 Nov 2020 12:17:22 -0800 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 23 Nov 2020 20:17:19 +0000 Received: from skomatineni-linux.nvidia.com (172.20.13.39) by mail.nvidia.com (172.20.187.13) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Mon, 23 Nov 2020 20:17:18 +0000 From: Sowjanya Komatineni To: , , , CC: , , , , Subject: [PATCH v3 1/6] arm: tegra: Change order of SATA resets for Tegra124 Date: Mon, 23 Nov 2020 12:17:20 -0800 Message-ID: <1606162645-22326-2-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1606162645-22326-1-git-send-email-skomatineni@nvidia.com> References: <1606162645-22326-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1606162642; bh=dsJaMW2E8x66lSobB5W6JfCyLdlUss/7lLoDgCHhcrA=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:X-NVConfidentiality:MIME-Version:Content-Type; b=DL0dnBw79rcFy6VlWnZsJ9TRi7DlZ3P2zNOlRZivGPwfpzmzgV6lzw4Y+YdIzBowx z3W734KQdM4ga6/h0rN5HPOWK1scNTmpMoOuDfZL9o2pGZSF8Cs2EX+E/blvwq01xB PDOPTDDY6V7sLTc6up7toyG3aJSEFiIH/rTA/5D5kCMj04Uf1SBpfoQf47rNc5i9M2 bLntT+6PFMS+fhkw0nVY6FbaGL4ERCEWuXskDOAJ1X4yUB1JNj5zYgxOYlqpjt1iEI akWF0NpxB62vG7fGFvXSVJW5odf9d7F0bODYKZoReUxo3LT1zFd2Otr6ChKIyGR39w VkZPhR0fQgybA== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Tegra AHCI dt-binding doc is converted from text based to yaml based. dtbs_check valdiation strictly follows reset-names order specified in yaml dt-binding. Tegra124 thru Tegra210 has 3 resets sata, sata-oob and sata-cold. Tegra186 has 2 resets sata and sata-cold. This patch changes order of SATA resets to maintain proper resets order for commonly available resets across Tegra124 thru Tegra186 for dtbs_check to pass. Signed-off-by: Sowjanya Komatineni --- arch/arm/boot/dts/tegra124.dtsi | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm/boot/dts/tegra124.dtsi b/arch/arm/boot/dts/tegra124.dtsi index d7001b2..e61e68a 100644 --- a/arch/arm/boot/dts/tegra124.dtsi +++ b/arch/arm/boot/dts/tegra124.dtsi @@ -650,9 +650,9 @@ <&tegra_car TEGRA124_CLK_PLL_E>; clock-names = "sata", "sata-oob", "cml1", "pll_e"; resets = <&tegra_car 124>, - <&tegra_car 123>, - <&tegra_car 129>; - reset-names = "sata", "sata-oob", "sata-cold"; + <&tegra_car 129>, + <&tegra_car 123>; + reset-names = "sata", "sata-cold", "sata-oob"; status = "disabled"; }; -- 2.7.4