Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Thomas Gleixner <tglx@linutronix.de>
To:     Andy Lutomirski <luto@amacapital.net>
Cc:     Andy Lutomirski <luto@kernel.org>,
        Peter Zijlstra <peterz@infradead.org>,
        Linus Torvalds <torvalds@linux-foundation.org>,
        Mel Gorman <mgorman@suse.de>,
        LKML <linux-kernel@vger.kernel.org>,
        the arch/x86 maintainers <x86@kernel.org>,
        Christoph Hellwig <hch@lst.de>,
        Matthew Wilcox <willy@infradead.org>,
        Daniel Vetter <daniel@ffwll.ch>,
        Andrew Morton <akpm@linux-foundation.org>,
        Linux-MM <linux-mm@kvack.org>, Ingo Molnar <mingo@kernel.org>,
        Juri Lelli <juri.lelli@redhat.com>,
        Vincent Guittot <vincent.guittot@linaro.org>,
        Dietmar Eggemann <dietmar.eggemann@arm.com>,
        Steven Rostedt <rostedt@goodmis.org>,
        Ben Segall <bsegall@google.com>,
        Daniel Bristot de Oliveira <bristot@redhat.com>
Subject: Re: [patch V4 4/8] sched: Make migrate_disable/enable() independent of RT
In-Reply-To: <9BAD6F21-4DB5-4277-A38D-BB1FA038F2D7@amacapital.net>
References: <87h7pfn4u3.fsf@nanos.tec.linutronix.de> <9BAD6F21-4DB5-4277-A38D-BB1FA038F2D7@amacapital.net>
Date:   Tue, 24 Nov 2020 00:10:54 +0100
Message-ID: <87zh37lldt.fsf@nanos.tec.linutronix.de>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
Precedence: bulk

On Mon, Nov 23 2020 at 14:07, Andy Lutomirski wrote:
>> On Nov 23, 2020, at 1:25 PM, Thomas Gleixner <tglx@linutronix.de> wrote:
>> =EF=BB=BFOn Mon, Nov 23 2020 at 22:15, Thomas Gleixner wrote:
>>>> On Sun, Nov 22 2020 at 15:16, Andy Lutomirski wrote:
>>>>
>>>> The common case of a CPU switching back and forth between a small
>>>> number of mms would have no significant overhead.
>>>=20
>>> For CPUs which do not support PCID this sucks, which is everything pre
>>> Westmere and all of 32bit. Yes, 32bit. If we go there then 32bit has to
>>> bite the bullet and use the very same mechanism. Not that I care much
>>> TBH.
>>=20
>> Bah, I completely forgot that AMD does not support PCID before Zen3
>> which is a major showstopper.
>
> Why?  Couldn=E2=80=99t we rig up the code so we still track all the ASIDs=
 even
> if there is no CPU support?  We would take the TLB flush hit on every
> context switch, but we pay that cost anyway. We would avoid the extra
> copy in the same cases in which we would avoid it if we had PCID.

Did not think about that indeed. Yes, that should do the trick and
should not be worse than what we have now.

Sometimes one just can't see the forest for the trees :)

Thanks,

        tglx