Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp205844pxu; Wed, 25 Nov 2020 00:30:10 -0800 (PST) X-Google-Smtp-Source: ABdhPJxx80Gv20rBhr1SUh7/GK8CkP4xqPdejK2mZshXoUJRmvDkRRAaPNAkFAjAtEpFrqtAOJIN X-Received: by 2002:aa7:c4c2:: with SMTP id p2mr2423808edr.371.1606293010673; Wed, 25 Nov 2020 00:30:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606293010; cv=none; d=google.com; s=arc-20160816; b=MwpzHRPyEF/D6Bt68A8mEQYw/O/O01fgAEV3yRfRc1jEazdSdft4MGiCnx+BLYsXTx uIJBPJReLU9vYsrwOj5QeOMglesGCuBiLzn/RprbysITqRruXaMXtw87x9cn1zjisX4b jdRRF8Nm9PiBmktAcDrqEjHbNleaCZ4vGbkZuJ33X+zpH9jf6JUvIqDNKKhig5tr76nW oTUAK/ai8N9DFf8OZBBpIByEE5glW84v80k50bHi4QoKKibGdbtFCHRgzbuATBwHR+8m jhmYbTRtF6n/IZvyXBvZeah60jvqAsD4qBlgA5G0rcLmVKqdOEmIXGOOuBduSE1iWAZB 2b7Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:user-agent:references:in-reply-to :subject:cc:to:from:date:content-transfer-encoding:mime-version :dkim-signature; bh=8Vw+CB+w0hZnW+Z0d6VuYsY62Nhe/QccAUo2NhvAyzQ=; b=GX4thcuXAJYbn5pIpsGiA98Tvuq8fhWgvoNrRMFa75PpfbceByTQnGWTVoh94JWcNO cdlh2kTQuuXU76Z9RxUpVtzD+TusetzSuRgyUWO0mj5Gpqk66uHuTUt2fCbUVl1hFY5n NYyMe+zTSkIf8jzOGA9R9UpJ86vpYRoa4CMvrZ08/ME4KWoknvQcEvIqkxc5qQGWCf5L JdJ25CTND7G8tJNI4Ory0t3HZovA6odis+EradfrYf+5KR8BHpa0n7BmlYw+w0/vEnmS HFTFqd4iMYbjtSMx97afcyt+R7MwAtUMTvGbHeiAhp0uM/IPbCCkzQojSXEFnKe5db28 HuAw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b=mbpmT8c8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l25si359174edt.137.2020.11.25.00.29.47; Wed, 25 Nov 2020 00:30:10 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b=mbpmT8c8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727837AbgKYIZ2 (ORCPT + 99 others); Wed, 25 Nov 2020 03:25:28 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39786 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726812AbgKYIZ1 (ORCPT ); Wed, 25 Nov 2020 03:25:27 -0500 Received: from ssl.serverraum.org (ssl.serverraum.org [IPv6:2a01:4f8:151:8464::1:2]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8E33DC0613D4; Wed, 25 Nov 2020 00:25:27 -0800 (PST) Received: from ssl.serverraum.org (web.serverraum.org [172.16.0.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ssl.serverraum.org (Postfix) with ESMTPSA id 2C6EA22FEC; Wed, 25 Nov 2020 09:25:24 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=walle.cc; s=mail2016061301; t=1606292725; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=8Vw+CB+w0hZnW+Z0d6VuYsY62Nhe/QccAUo2NhvAyzQ=; b=mbpmT8c8kDrVEZ6ZJYJTwO+6+zgi7uzkoTsRmGRWXwMux9vTHMPf0u7yKhnAn9Y+0hzVq4 AIVnjsaxaSe8LJMEQiL1RnuzBM8kv27MSO+8yF6b4IjlwRJcfG+CPDyJ6rwOGIXJjRD239 Yq6P4tToHpDAPdL0/ddqH+dRxy5q18A= MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Wed, 25 Nov 2020 09:25:23 +0100 From: Michael Walle To: "Y.b. Lu" , Shawn Guo Cc: Vladimir Oltean , Leo Li , Rob Herring , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, Adrian Hunter , Ulf Hansson , linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, Ashish Kumar Subject: Re: [PATCH] arm64: dts: ls1028a: make the eMMC and SD card controllers use fixed indices In-Reply-To: References: <20201119155025.965941-1-vladimir.oltean@nxp.com> <20201120093015.duel3yx63cbya77w@skbuf> <71a86b0fbc95892f8fd240e0919e7e23@walle.cc> <3293d698bf26ecf08f22e7e2ffe55e74@walle.cc> <20201124103128.zucizod344dgme4o@skbuf> <20201124112822.2ui57jmoc73top35@skbuf> User-Agent: Roundcube Webmail/1.4.9 Message-ID: <31db48954bdf02fc0af73871043fc76b@walle.cc> X-Sender: michael@walle.cc Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Yangbo, Hi Shawn, Am 2020-11-25 03:59, schrieb Y.b. Lu: >> -----Original Message----- >> From: Vladimir Oltean >> Sent: Tuesday, November 24, 2020 7:28 PM >> To: Y.b. Lu >> Cc: Michael Walle ; Shawn Guo ; >> Leo Li ; Rob Herring ; >> linux-arm-kernel@lists.infradead.org; devicetree@vger.kernel.org; >> Adrian >> Hunter ; Ulf Hansson >> ; >> linux-mmc@vger.kernel.org; linux-kernel@vger.kernel.org; Ashish Kumar >> >> Subject: Re: [PATCH] arm64: dts: ls1028a: make the eMMC and SD card >> controllers use fixed indices >> >> On Tue, Nov 24, 2020 at 11:15:19AM +0000, Y.b. Lu wrote: >> > > > Not matter it's SD card or eMMC card, if it's on esdhc0, use >> /dev/mmcblk0. >> > > > Not matter it's SD card or eMMC card, if it's on esdhc1, use >> /dev/mmcblk1. >> > > >> > > With the note here that you can't actually connect an SD card to eSDHC1, >> > > due to the lack of pins for CD/WP. >> > >> > CD/WP is not essential to support SD card. Both SD/eMMC are supported on >> both eSDHC controllers. >> >> Let's keep that discussion separate. While in theory you might be >> right, >> I think the real-life complications associated with connecting an eMMC >> to eSDHC0 and an SD card to eSDHC1 will make everyone avoid that. So >> in >> practice they are still single-purpose. > > You may refer to Layerscape QDS boards. 5 types SDHC adapters with > PCIe connecter supporting SD or eMMC could be used on each esdhc > interface. Just for completeness, on the LS1028A there is definetly one for eMMC and one for SD card. One supports voltage switching and one has a 8bit data bus. But as Vladimir already said, this doesn't matter for this discussion. > Another reason using default mmc0 for esdhc0 and mmc1 for esdhc1, is > because that's also the order before esdhc driver introducing > asynchronous probe. No if there was &esdhc { status = "disabled" }; this would change the block device from /dev/mmcblk0 to /dev/mmcblk1 for the remaining &esdhc1. We are going cirlces here. I guess Shawn (as the soc maintainer) has to step in and decide if a common soc include should contain aliases for nodes which are disabled. That is what it boils down to. All other arguments against having aliases in the common include can be found in this thread. > Distros, bootloaders, and users' cases using fixed index before could > avoid issues, and been used as they were. Nobody argue against having these alias. We are arguing against having them in the common soc include. -michael