Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp611942pxu; Thu, 26 Nov 2020 07:07:20 -0800 (PST) X-Google-Smtp-Source: ABdhPJyRcmBHJewsoqVSDXzqiAZKLoE1Bdn+P6n2xF6/kspG/kauqnW7oloyBy4zFQ1Hxpbdus5W X-Received: by 2002:a05:6402:1a2b:: with SMTP id be11mr3106893edb.353.1606403240288; Thu, 26 Nov 2020 07:07:20 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606403240; cv=none; d=google.com; s=arc-20160816; b=ZdUtmH9YicQQ6AOZGBpKoQp2FFJ+Ob2poY71fNppyOvkZsKatluv9jr692/TahVzIG vnJMbCmL9OCLK8e6SUOl2GOFpmueJcok814prCCbpXNqwSxT7UZl2JLDC1cYRLZovKSj +/+DTQSpoq6r4bDUMLhol+TDy4MzaHjNPTOMXm22jyK9EQLAZ2S6MwX+rMqRXvoEyGLD K793Jf0bhmG5Cqkcj8lfU+TLbDiTlkdZVVq7YEsWz+mdslSb9maRl4JaVWqHcWs1tTW5 Yb+FzXYJn+mH+QV7SJmqZfbJcFayyZiEQgYZ91xjOOhjzanhq9ffLmJtd8nWzgOdcftE XQ0w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=4OqB/3haiWYCNr8nadTh8VkbptmpmSoKvfEWA0bQC/U=; b=X2X3ocUoDhlG0qrBPuCP7H1ALIqbWjGs4DCCDBuDR1vIuw0S2UTZ5QyLQRSgAo4Qof CUOkhnwLQKaBK1wl75/HF5nSVlOhBPqWzuCDZMn29/xW7BPxnbxxwzfnny64YIl4TcnL OPTW10Gqr9DFKtB8p10IiuSUido+7ilNe4WshDNGHIhyiUFsSiHGjNN80Vh77OJ1B4I5 lNy8SolWihdaXA7MmDaRFH1/MH6hUopHONiaf+J93nJxqo9Uj/ZMClXiLlVZPGKYXflO Md3/iUhY01xKKj9KwZazgV9GmmU7ckII0Jz2yAGJvh49JyOWdvXN9ecxcmVuPZ21M2cZ qOvQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Pv7y3gJh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id nq4si3466025ejb.115.2020.11.26.07.06.57; Thu, 26 Nov 2020 07:07:20 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Pv7y3gJh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2391239AbgKZPDn (ORCPT + 99 others); Thu, 26 Nov 2020 10:03:43 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43252 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2390916AbgKZPDm (ORCPT ); Thu, 26 Nov 2020 10:03:42 -0500 Received: from mail-pg1-x544.google.com (mail-pg1-x544.google.com [IPv6:2607:f8b0:4864:20::544]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7D0C3C0613D4 for ; Thu, 26 Nov 2020 07:03:42 -0800 (PST) Received: by mail-pg1-x544.google.com with SMTP id m9so1951312pgb.4 for ; Thu, 26 Nov 2020 07:03:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=4OqB/3haiWYCNr8nadTh8VkbptmpmSoKvfEWA0bQC/U=; b=Pv7y3gJh/O2SA04pT3kRHcXjTKjcw8QZT9E17Tx3c1PlEwBePny6zGflC+KZvsh+3e cHXb6iWUtXMk1weI8tGHTbofxeKeF+LQZYJWt9rhnm90tJT0xOLLoJEHTy7WSbSECbmX UHfYZ6NPdiOnGzBoNvvkj+ZPuvki8eFt2kdRx9EmmfNM0FDeprIW7TkfKopFK/tGVMni CEDdVeHTccibrOCpGKOOWEB7vQJ0GNaay8COrzqw51o/nJb5fkwAtfR5mAYYUAh7YyMp 4Enjsa0IpRhkke17Kt9T909WyJyLOv0AFF0KC5VR/KgOVaZJsTXyLmbMXTHAhu91X197 mTtg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=4OqB/3haiWYCNr8nadTh8VkbptmpmSoKvfEWA0bQC/U=; b=M71FY+pmvVjR/hlzyqs1ku4P3n1PxvDNqQQifsBXppi45JYg9rXIRGv7OvULHvaJrw NPE49tvEj2WhWCt08vNOOJG1KPxr31rX1fK1DqM9dZkqMgj5+d5d0FvgurNnLmfvz9G+ YkgMQi2YdSw82HzSwaZC+vrnOUYc95OcwkQq5GvgpNYH4tXHWVReJNe7ETgPS3yiUhYn ozUYcp1ICztGfyr3iKPE8RPXaXOS3FDlMrN6z4DI0OCO/lorCcGSxbSDF6t8Mi5vGhkI HVUhsiTpC9FNZHPAmPe8cKhXm6DrJJedKBAGT0tVPuzyUIPsJ6GiJl1jPlIpkvyZ65KD DDow== X-Gm-Message-State: AOAM530qcAPPDLib8t7UMMnO5/tYxdeslqyQD5EmjvAdKbVzSoEA5rF2 MnKEg8SDsdrv+bMnuS/T7fcv X-Received: by 2002:a63:461b:: with SMTP id t27mr2895424pga.122.1606403021920; Thu, 26 Nov 2020 07:03:41 -0800 (PST) Received: from thinkpad ([2409:4072:6e95:f2a:3996:9d7f:e389:7f7d]) by smtp.gmail.com with ESMTPSA id m204sm5055616pfd.118.2020.11.26.07.03.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Nov 2020 07:03:41 -0800 (PST) Date: Thu, 26 Nov 2020 20:33:34 +0530 From: Manivannan Sadhasivam To: Robert Foss Cc: loic.poulain@linaro.org, linux-i2c@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v1] i2c: qcom: Fix IRQ error misassignement Message-ID: <20201126150334.GC51288@thinkpad> References: <20201126145321.18269-1-robert.foss@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20201126145321.18269-1-robert.foss@linaro.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Nov 26, 2020 at 03:53:21PM +0100, Robert Foss wrote: > During cci_isr() errors read from register fields belonging to > i2c master1 are currently assigned to the status field belonging to s/correctly/incorrectly > i2c master0. This patch corrects this error, and always assigns > master1 errors to the status field of master1. > This patch fixes a legitimate bug. So there should be a fixes tag! > Suggested-by: Loic Poulain Reported-by? Thanks, Mani > Signed-off-by: Robert Foss > --- > drivers/i2c/busses/i2c-qcom-cci.c | 4 ++-- > 1 file changed, 2 insertions(+), 2 deletions(-) > > diff --git a/drivers/i2c/busses/i2c-qcom-cci.c b/drivers/i2c/busses/i2c-qcom-cci.c > index f13735beca58..1c259b5188de 100644 > --- a/drivers/i2c/busses/i2c-qcom-cci.c > +++ b/drivers/i2c/busses/i2c-qcom-cci.c > @@ -194,9 +194,9 @@ static irqreturn_t cci_isr(int irq, void *dev) > if (unlikely(val & CCI_IRQ_STATUS_0_I2C_M1_ERROR)) { > if (val & CCI_IRQ_STATUS_0_I2C_M1_Q0_NACK_ERR || > val & CCI_IRQ_STATUS_0_I2C_M1_Q1_NACK_ERR) > - cci->master[0].status = -ENXIO; > + cci->master[1].status = -ENXIO; > else > - cci->master[0].status = -EIO; > + cci->master[1].status = -EIO; > > writel(CCI_HALT_REQ_I2C_M1_Q0Q1, cci->base + CCI_HALT_REQ); > ret = IRQ_HANDLED; > -- > 2.27.0 >