Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp1363220pxu; Fri, 27 Nov 2020 05:46:56 -0800 (PST) X-Google-Smtp-Source: ABdhPJynG6IzEFvh+r7CU6ztcgfVXYy+oe0bvTmtHd16lEkL40TgQgoFsAQHUzKeuIvWgdaqg5K5 X-Received: by 2002:a17:906:c357:: with SMTP id ci23mr7526461ejb.311.1606484816180; Fri, 27 Nov 2020 05:46:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606484816; cv=none; d=google.com; s=arc-20160816; b=AgVL1zmgd7dWXfV2NOuHd2NYMAeFvihI1helJ8OIVXIIitxkRt9UmbOMvRE9wLPMdK X15l0/D/DZ6KzPsXvCc3xdQSNS67fWnPwLihG1H5iQS/RCrn6xofm285RwoIbhNe3WNC GGL4BhhA1cg+nfqqw+7w7gGSyns5lLp24m3gTynvXwNdw0LZ1Eyr1WXSjVc29QyGZWG9 6YRFGuFU/SMfsiAJ6ZqJKn6XlAOEt5LfwbN+P2gXAb1KPibnXLZrt6Xx+LtmbuUhxz8n Wo12iHasBCdUHSLGi4EmUDRXnaXc1vkmsG5wyIpelaRMEnjKTKmuE5XdwogSV8qcLVxi gq4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=/ZT/nJmNb/0VcpCiu/E4J/2dUBZyaNFVBDrgyH8cspA=; b=ELQFB8VnlarNpiBgr8fmpHyLGEZc6aELpTVFHQbhiKz5JfAWXGLHejg6x6Ctrs+ASH am2DqjUD/+h3cq8NIIrrhYFyXbLkL5BzmJgXnkxbOGR2tPsGvuEuDFRfbzAgyswj1xBT mlWpRGiYHptnXMfKho+vL0Bux42WMmOjoXGGhnEEwwbGzn0CjFD7yOP3SkYhIZGoRIR0 xQ0AhuwXwBaDXbFESncuTOWTc69agH0WRBSHPNs2DQD0kkTlh1CPBr+PNcmPc10wVxAl FfGpjM6mGiJLiByJ1n0LzDOXB/0J1IKZzgU5n+sWmKVEYwnVVBbUAiEt11b/dyWOU7FN HZWA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a24si5028323ejt.53.2020.11.27.05.46.33; Fri, 27 Nov 2020 05:46:56 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730597AbgK0Nlz (ORCPT + 99 others); Fri, 27 Nov 2020 08:41:55 -0500 Received: from foss.arm.com ([217.140.110.172]:42216 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729742AbgK0Nlz (ORCPT ); Fri, 27 Nov 2020 08:41:55 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 95CB131B; Fri, 27 Nov 2020 05:41:54 -0800 (PST) Received: from e107158-lin.cambridge.arm.com (unknown [10.1.194.78]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 65FED3F70D; Fri, 27 Nov 2020 05:41:52 -0800 (PST) Date: Fri, 27 Nov 2020 13:41:50 +0000 From: Qais Yousef To: Will Deacon Cc: linux-arm-kernel@lists.infradead.org, linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, Catalin Marinas , Marc Zyngier , Greg Kroah-Hartman , Peter Zijlstra , Morten Rasmussen , Suren Baghdasaryan , Quentin Perret , Tejun Heo , Li Zefan , Johannes Weiner , Ingo Molnar , Juri Lelli , Vincent Guittot , kernel-team@android.com Subject: Re: [PATCH v4 13/14] arm64: Implement arch_task_cpu_possible_mask() Message-ID: <20201127134150.fzpasxm67umtv4ya@e107158-lin.cambridge.arm.com> References: <20201124155039.13804-1-will@kernel.org> <20201124155039.13804-14-will@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: <20201124155039.13804-14-will@kernel.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 11/24/20 15:50, Will Deacon wrote: > Provide an implementation of arch_task_cpu_possible_mask() so that we > can prevent 64-bit-only cores being added to the 'cpus_mask' for compat > tasks on systems with mismatched 32-bit support at EL0, > > Signed-off-by: Will Deacon > --- > arch/arm64/include/asm/mmu_context.h | 13 +++++++++++++ > 1 file changed, 13 insertions(+) > > diff --git a/arch/arm64/include/asm/mmu_context.h b/arch/arm64/include/asm/mmu_context.h > index 0672236e1aea..641dff35a56f 100644 > --- a/arch/arm64/include/asm/mmu_context.h > +++ b/arch/arm64/include/asm/mmu_context.h nit: wouldn't cpufeature.h be a better header? No strong opinion really, it just looked weird to see this among memory management related code. Cheers -- Qais Yousef > @@ -251,6 +251,19 @@ switch_mm(struct mm_struct *prev, struct mm_struct *next, > #define deactivate_mm(tsk,mm) do { } while (0) > #define activate_mm(prev,next) switch_mm(prev, next, current) > > +static inline const struct cpumask * > +arch_task_cpu_possible_mask(struct task_struct *p) > +{ > + if (!static_branch_unlikely(&arm64_mismatched_32bit_el0)) > + return cpu_possible_mask; > + > + if (!is_compat_thread(task_thread_info(p))) > + return cpu_possible_mask; > + > + return system_32bit_el0_cpumask(); > +} > +#define arch_task_cpu_possible_mask arch_task_cpu_possible_mask > + > void verify_cpu_asid_bits(void); > void post_ttbr_update_workaround(void); > > -- > 2.29.2.454.gaff20da3a2-goog >