Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp1936100pxu; Fri, 27 Nov 2020 20:58:49 -0800 (PST) X-Google-Smtp-Source: ABdhPJzc8nHcmQXrzfU3iZVyNNh/7q1tBpl9x2hR40WlkgyA8Nb0Ch4TcTPSEsEpLcT+MC7bcfwk X-Received: by 2002:a17:906:1f44:: with SMTP id d4mr3616687ejk.368.1606539529648; Fri, 27 Nov 2020 20:58:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606539529; cv=none; d=google.com; s=arc-20160816; b=zQZi82bUcqc2rxDhoz2EcJ/HFF1sFUmycjRp2jwvGkRNR7aAZNrubgH51NNfXUsyhI XtRI77fN8iLypTY6dqoi8osG6blRFNoOQbXHgzPxFKpyChgczOwRjT5M2tfvADK58Ywy OfXpNBiORlyjNbH2hdGbKYANfqm5raDCtQhfnB5u6ro7j1AXSKb2o65ARjxHZcXs85+H l2k1cez0N+keUcNxqh2N0WyxK/JWhBrf9aqpVb7mvvgC2GEFpQ+n5Zr1BrOSXprAkIMh Ljz/AhEvyBQ9RhaMC4wPD4YOuU5WqFz5LwOTEwkVV0hjPnOnK7z7S79EcyNC16lZFuNl tbAg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :to:subject; bh=hpESooDCeXl6yI+mgofr8+8cbn8m0dJmmiCzL28K5tY=; b=ljjXhABLQhBULfM88zwAtn9PbnpY45OWVU/YJpNtDlIkgyrmU1ez+WJyOw0nIczHr7 Y3a0P8ORlV+fKq7F6tKk/oIq9iw/ZbRk2EFVT/5xPDJNq48jr409lgkAriVzKZobMxkd TWa1dW3xAhr+dqcaO8fox/+AxFmAWhpbh6sUy5xDNItV+nIh1ueuHK+YksHacq2g4DiC VFFLnmLjjgY8iZgFvtCMcIpeiBLFWpbUlirLKYtNz5J4QbScwjUHgbYb2hgLHZgW0Zma Km2Ab1nsJjsB5yGtn3xFkwa8fa7G2qTHroh2MMUKN0CRGCdmoTgPVwIti3Za+oKUSF1e Hq6Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s27si5942637ejv.597.2020.11.27.20.58.27; Fri, 27 Nov 2020 20:58:49 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730911AbgK1Ef3 (ORCPT + 99 others); Fri, 27 Nov 2020 23:35:29 -0500 Received: from szxga08-in.huawei.com ([45.249.212.255]:2317 "EHLO szxga08-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731107AbgK1EbZ (ORCPT ); Fri, 27 Nov 2020 23:31:25 -0500 Received: from dggeme755-chm.china.huawei.com (unknown [172.30.72.53]) by szxga08-in.huawei.com (SkyGuard) with ESMTP id 4CjdHN68zHz13NCK; Sat, 28 Nov 2020 12:07:12 +0800 (CST) Received: from [10.140.157.68] (10.140.157.68) by dggeme755-chm.china.huawei.com (10.3.19.101) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1913.5; Sat, 28 Nov 2020 12:07:52 +0800 Subject: Re: [PATCH v5 0/4] Enable Hi3559A SOC clock and HiSilicon Hiedma Controller To: , , , , , , , , , References: <20201119200129.28532-1-gengdongjiu@huawei.com> From: Dongjiu Geng Message-ID: Date: Sat, 28 Nov 2020 12:07:51 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0 MIME-Version: 1.0 In-Reply-To: <20201119200129.28532-1-gengdongjiu@huawei.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.140.157.68] X-ClientProxiedBy: dggeme718-chm.china.huawei.com (10.1.199.114) To dggeme755-chm.china.huawei.com (10.3.19.101) X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org ping, sorry for the noise. On 2020/11/20 4:01, Dongjiu Geng wrote: > v4->v5: > 1. change the patch author mail name > > v3->v4: > 1. fix the 'make dt_binding_check' issues. > 2. Combine the 'Enable HiSilicon Hiedma Controller' series patches to this series. > 3. fix the 'make dt_binding_check' issues in 'Enable HiSilicon Hiedma Controller' patchset > > > v2->v3: > 1. change dt-bindings documents from txt to yaml format. > 2. Add SHUB clock to access the devices of m7 > > Dongjiu Geng (4): > dt-bindings: Document the hi3559a clock bindings > clk: hisilicon: Add clock driver for hi3559A SoC > dt: bindings: dma: Add DT bindings for HiSilicon Hiedma Controller > dmaengine: dma: Add Hiedma Controller v310 Device Driver > > .../clock/hisilicon,hi3559av100-clock.yaml | 66 + > .../bindings/dma/hisilicon,hiedmacv310.yaml | 103 ++ > drivers/clk/hisilicon/Kconfig | 7 + > drivers/clk/hisilicon/Makefile | 1 + > drivers/clk/hisilicon/clk-hi3559a.c | 865 ++++++++++ > drivers/dma/Kconfig | 14 + > drivers/dma/Makefile | 1 + > drivers/dma/hiedmacv310.c | 1441 +++++++++++++++++ > drivers/dma/hiedmacv310.h | 136 ++ > include/dt-bindings/clock/hi3559av100-clock.h | 165 ++ > 10 files changed, 2799 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/hisilicon,hi3559av100-clock.yaml > create mode 100644 Documentation/devicetree/bindings/dma/hisilicon,hiedmacv310.yaml > create mode 100644 drivers/clk/hisilicon/clk-hi3559a.c > create mode 100644 drivers/dma/hiedmacv310.c > create mode 100644 drivers/dma/hiedmacv310.h > create mode 100644 include/dt-bindings/clock/hi3559av100-clock.h >