Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp2435143pxu; Sat, 28 Nov 2020 14:03:07 -0800 (PST) X-Google-Smtp-Source: ABdhPJwcqMg+Fpv4Le8fZ653IFraiKWU9eg9YenvUdGdQVF3STJLBnvboZDFX/UmO6HcJiyPcF6b X-Received: by 2002:a05:6402:1b0c:: with SMTP id by12mr322519edb.17.1606600987774; Sat, 28 Nov 2020 14:03:07 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606600987; cv=none; d=google.com; s=arc-20160816; b=zjwwrHxa7AaSwam9sCmfss7z1DZRUyZ+zNK8nmr8CxmUP/vmSRWdtYp+7Abib2gzwA VAzyBBdOXol1WF+VGfV/1TrJxljNtrrRWXVk6gevVr2HSmbqWzeF45cYtYlC4Dx1RYIQ Bh6nmRSMO5d+h8gd5agwWyiG/OcN2Z8FV7XPpz9fWbI1mYQd4zbx6iBD0VYDRw2GhO6M 66ftmiPe5RAcJ+Jr6zm3GsLXw+akU2ZMmjCdnuJzz0/AXpxU3OXy2F6sQQgPLvDvlsHx MHIvV8iMFn2LiTM++EdWSOfLNmElIndsZmArqiWRs9uuhHgE7CxM4K+U6jQ7jrI/xHBD nUTg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=T/ekApRs2ogDKYVjCc+UT/3pDjFzfqmZDIBl/BKWSPM=; b=kx6H2k19M+bO7KsMIhBAp2er3G410sm5qOVdsUWs1Gbk7t1wrDr/sxiKHyNYBn++// 5f41g8+hO9+FJ0bA68AzxMXYcxx7F/pDHz487qY7lwMENmLaNckMi/FEpGNztU8dY0n4 qHP8CI4+QUjxlbLZ68o6qWEtMc2XpPD9wuBg+7HcQe0+yEPYvVFhXOkUvnuSt7udKuRq YDKypKP4VkEs71TE2WWGCJWYDA3cLsbi/13grwpG6pqyAJdGmaA7DBlly6jGH7S2FrCi WmPHtAoJd+PtXMMT6G+w+ikYX7BE3zpKCbNj0UavHS+2PAdDKPB2fQhtg866vEq+uNBR L+nQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="xHy6/9zW"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q7si6786872ejb.259.2020.11.28.14.02.44; Sat, 28 Nov 2020 14:03:07 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="xHy6/9zW"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390963AbgK1Vvo (ORCPT + 99 others); Sat, 28 Nov 2020 16:51:44 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42386 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731532AbgK1Sw7 (ORCPT ); Sat, 28 Nov 2020 13:52:59 -0500 Received: from mail-pg1-x543.google.com (mail-pg1-x543.google.com [IPv6:2607:f8b0:4864:20::543]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8A420C09427F for ; Fri, 27 Nov 2020 23:39:00 -0800 (PST) Received: by mail-pg1-x543.google.com with SMTP id l17so6070553pgk.1 for ; Fri, 27 Nov 2020 23:39:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=T/ekApRs2ogDKYVjCc+UT/3pDjFzfqmZDIBl/BKWSPM=; b=xHy6/9zWWW27cJCQ/JrkT6A3rb9sdjWrYUj6KxQIT4bKkVF+AmfMlotzD4qML5fpMW 3tVKHRc83O91CqhhCGGP0Aui+1cVsBqCgVqvQouSXP061eTFUbTkKN2aWCWFFTie727H 4Pry7nt3ZMSPQJpsV0XhMd9LvxiFUWf5qIiBilPDBKuETExgOtgkea69M/UF1W6zjdGU ELrd01YAl6H/DQXQiQwflTEvGqUowmlbWKfwvhCQfM5UwZjLcxTYoewxJ/BpIqn+yuWz EGcftacTmcBccSU7o73bGM/AvbTgJnbHemDlCbLfVjTtR7T+tamuH2eRdpUx/fMnKseQ y7DQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=T/ekApRs2ogDKYVjCc+UT/3pDjFzfqmZDIBl/BKWSPM=; b=RbsL0WJ/e4PtnZTQo8vjENHwLGYKg8qFigSxzh3W3PMLZRJsLYRDM/CPPs3omvhODo W1sxB1D5Ea7al2TE1DhnqNB4WncknZNveEfbOxjUcsc/Zlzyq2NjA68+n6CJ8RJiIvG/ 7BTnUAaAV5uWYfBdNH2m15BjPdm/5dWO90gPSVgWdGY2o5elPYc2M4upJCUhm9grO37d UXY8ph7q1f5KJKDUWAzYv3PSWzAVtJBjFlEPefJjq4BEaFRUGyntyDRCWjBPZk3cpgw5 1lFmFk398XCU1VUp1brH4NQTqSQCb2w5uzb0VXX/A7REwhIg3CEuwanSfeKTFRWKNirh Qn+g== X-Gm-Message-State: AOAM533N0OvAoEETMvjUc1hgIDcX2KTMKLpTbn8FZ2Mjf+T5ougNqSxE zF3uNFHuc6updQ2jtGAF1q11fv6YFEzz X-Received: by 2002:a17:90a:d495:: with SMTP id s21mr14233430pju.42.1606549139947; Fri, 27 Nov 2020 23:38:59 -0800 (PST) Received: from thinkpad ([2409:4072:15:c612:48ab:f1cc:6b16:2820]) by smtp.gmail.com with ESMTPSA id p15sm13569176pjg.21.2020.11.27.23.38.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Nov 2020 23:38:59 -0800 (PST) Date: Sat, 28 Nov 2020 13:08:51 +0530 From: Manivannan Sadhasivam To: Cristian Ciocaltea Cc: Rob Herring , Andreas =?iso-8859-1?Q?F=E4rber?= , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-actions@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 16/18] arm: dts: owl-s500-roseapplepi: Add uSD support Message-ID: <20201128073851.GC3077@thinkpad> References: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Nov 20, 2020 at 01:56:10AM +0200, Cristian Ciocaltea wrote: > Add uSD support for RoseapplePi SBC using a fixed regulator as a > temporary solution until PMIC support becomes available. > > Signed-off-by: Cristian Ciocaltea > --- > arch/arm/boot/dts/owl-s500-roseapplepi.dts | 50 ++++++++++++++++++++++ > 1 file changed, 50 insertions(+) > > diff --git a/arch/arm/boot/dts/owl-s500-roseapplepi.dts b/arch/arm/boot/dts/owl-s500-roseapplepi.dts > index 800edf5d2d12..fe9ae3619422 100644 > --- a/arch/arm/boot/dts/owl-s500-roseapplepi.dts > +++ b/arch/arm/boot/dts/owl-s500-roseapplepi.dts > @@ -14,6 +14,7 @@ / { > model = "Roseapple Pi"; > > aliases { > + mmc0 = &mmc0; > serial2 = &uart2; > }; > > @@ -25,6 +26,55 @@ memory@0 { > device_type = "memory"; > reg = <0x0 0x80000000>; /* 2GB */ > }; > + > + /* Fixed regulator used in the absence of PMIC */ > + sd_vcc: sd-vcc { Is this the exact name in the schematics? Thanks, Mani > + compatible = "regulator-fixed"; > + regulator-name = "fixed-3.1V"; > + regulator-min-microvolt = <3100000>; > + regulator-max-microvolt = <3100000>; > + regulator-always-on; > + }; > +}; > + > +&pinctrl { > + mmc0_pins: mmc0-pins { > + pinmux { > + groups = "sd0_d0_mfp", "sd0_d1_mfp", "sd0_d2_d3_mfp", > + "sd0_cmd_mfp", "sd0_clk_mfp"; > + function = "sd0"; > + }; > + > + drv-pinconf { > + groups = "sd0_d0_d3_drv", "sd0_cmd_drv", "sd0_clk_drv"; > + drive-strength = <8>; > + }; > + > + bias0-pinconf { > + pins = "sd0_d0", "sd0_d1", "sd0_d2", > + "sd0_d3", "sd0_cmd"; > + bias-pull-up; > + }; > + > + bias1-pinconf { > + pins = "sd0_clk"; > + bias-pull-down; > + }; > + }; > +}; > + > +/* uSD */ > +&mmc0 { > + status = "okay"; > + pinctrl-names = "default"; > + pinctrl-0 = <&mmc0_pins>; > + no-sdio; > + no-mmc; > + no-1-8-v; > + cd-gpios = <&pinctrl 117 GPIO_ACTIVE_LOW>; > + bus-width = <4>; > + vmmc-supply = <&sd_vcc>; > + vqmmc-supply = <&sd_vcc>; > }; > > &twd_timer { > -- > 2.29.2 >