Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp4031808pxu; Mon, 30 Nov 2020 16:08:27 -0800 (PST) X-Google-Smtp-Source: ABdhPJzL8IoWwt5N/F98DkVKf/3bpvZY4voas2CrAUPwffdULOWV4KzIcuarZVTzg7tow+E7CVxC X-Received: by 2002:a17:906:b292:: with SMTP id q18mr346740ejz.93.1606781307442; Mon, 30 Nov 2020 16:08:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606781307; cv=none; d=google.com; s=arc-20160816; b=krWh+MjMjNjh5nItLjYhFgXYt+2wqk0F3sVVDXVwLTSBysd7Xe2srQWfEsGLMlhpfy ESPr+tngxSGga3HHR+Q6gpq4Wv2VWlgUdUC5xgeZbcVWwVaa18jH4LiHxvAdWxHyqcT3 U/oBwlun8gXBDlVzzGgeuouc9Rb43VzgC6ug8XXMvw1JaFTD04TmkPxzb7qfLJ46tIcW x0uCmBWEFTVMyziUB6/7bduUHlNm/m0a1eY/PYChDGE6TQDaNcDCms9yydxOWldf3xew Pl4v7Qwpl5pZvfvvy1sO++XRtSNJ+TI0N4mVlKO7YVf3lqPE0L2JxX9KPEEFo2V/QbYg QFag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=cZtvicJF+bE/9VXkTrpcJr6TNUaoTaYis+qWtewxhNw=; b=XaeY2J3M6v00DqfoxLbkFlVyaocZFvbjkp82g8GGnclgl1F5ew3jmHJfuMkpgLBcPo uN/gbMByvg6m7CyAh6mE/kQhZ8bKqUfhW6WDtbY0v/epU0TPEjVqE2QA653cy5D81Rlb XVycGBeaZvAUdfx6XvE/CSI4JdtIOiaLt5HkyySpgg30nsfchPgChsGE8cWIqgoGdPMb OfhKVMF5uXyAD0VbngXSpg6M4wkTlOXmD4eXONHYeSuRwnK5maWOmKIdjtNCC7a05TSJ 6lHi7fsN78We1B62w+pvQwymeQpUoRn91AkAsm+d1OaaKRfvumHfz9A7kwC35AwY7Diy XBzw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=ddE4eAQt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id zh18si11507496ejb.624.2020.11.30.16.07.47; Mon, 30 Nov 2020 16:08:27 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=ddE4eAQt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388868AbgLAAFH (ORCPT + 99 others); Mon, 30 Nov 2020 19:05:07 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52694 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388031AbgLAAFH (ORCPT ); Mon, 30 Nov 2020 19:05:07 -0500 Received: from mail-oi1-x243.google.com (mail-oi1-x243.google.com [IPv6:2607:f8b0:4864:20::243]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 16A69C0613D2 for ; Mon, 30 Nov 2020 16:04:27 -0800 (PST) Received: by mail-oi1-x243.google.com with SMTP id k26so16287750oiw.0 for ; Mon, 30 Nov 2020 16:04:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc:content-transfer-encoding; bh=cZtvicJF+bE/9VXkTrpcJr6TNUaoTaYis+qWtewxhNw=; b=ddE4eAQtfydhU0o3ivPE1e5MH6wxApoYKJfU8+gSxKX46ZgogRcPsT5uhNrVVi9BHC fWJLSP6L+wr7TgC3bApCbzblpIZGEk5N1pNxfsglInjFvSLEt01pSdEUfslebt4PU0R5 LCetXSayENLMYHZEZavEyc5wHuHf/t2/6UriIOdGSdAElN8HuVN8GAA2mKTAF5I92ovO xS6a2g2PRYJf8X3U65NuuB+C35zrKqMHk2KQ9x22CXcNh8jeJETSajuilYi5pZ5CLCvd YdH6ZT+15Jka14OA/xaSgc905jfErO4Jl59XFlQ5d906F9zNwrukEWmD2V3u6lrh9/8C bJow== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=cZtvicJF+bE/9VXkTrpcJr6TNUaoTaYis+qWtewxhNw=; b=byZt44UXpS71x6afdFymRnYPVSOJLgYt9oIpRS22UcUwS0ZLar3eAUtcZjmsUkOHvJ 03WFejZwTYqlTPvwIfW97yEoorBL5ipNXmuTHUdu/RvP5Fy0k+asrhX7wqGUNu3oudY7 YMJBP/r4W6uFAkT2ofPPZBJMe3EOSAp3xz4c6vUzsZr+kaLaGBo4d1Qwbrz58YJvheS9 vJFi/K07q7uTOPg5jxOBJa5wSQRswXvXJBFA5IXM3MWwOBBY0oQOOfB8U7LAN+AjKT0/ cW9g61Ry8dgzVaquvVYINnhIcXWg4wq6FHR+4Aaw+puYyxaKZKnxN41S+4XIg+ECQD2F LfZQ== X-Gm-Message-State: AOAM53393zVc1cLtXIMHBRxorHazF4WoC7gEXhnRgqKCAmDb8gcomhpf OfbuQYRoGPsiUw3AJ9px+gDPf2LOvJ5U3ihVIu0= X-Received: by 2002:aca:4f53:: with SMTP id d80mr49562oib.120.1606781066509; Mon, 30 Nov 2020 16:04:26 -0800 (PST) MIME-Version: 1.0 References: <20201126134240.3214176-1-lee.jones@linaro.org> <20201126134240.3214176-37-lee.jones@linaro.org> In-Reply-To: <20201126134240.3214176-37-lee.jones@linaro.org> From: Alex Deucher Date: Mon, 30 Nov 2020 19:04:15 -0500 Message-ID: Subject: Re: [PATCH 36/40] drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu: Mark local functions invoked by reference as static To: Lee Jones Cc: Leo Li , LKML , amd-gfx list , David Airlie , Maling list - DRI developers , Alex Deucher , =?UTF-8?Q?Christian_K=C3=B6nig?= Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Nov 26, 2020 at 8:44 AM Lee Jones wrote: > > Fixes the following W=3D1 kernel build warning(s): > > drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm_pp_smu.c:538:6= : warning: no previous prototype for =E2=80=98pp_rv_set_wm_ranges=E2=80=99 = [-Wmissing-prototypes] > drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm_pp_smu.c:590:6= : warning: no previous prototype for =E2=80=98pp_rv_set_pme_wa_enable=E2=80= =99 [-Wmissing-prototypes] > drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm_pp_smu.c:601:6= : warning: no previous prototype for =E2=80=98pp_rv_set_active_display_coun= t=E2=80=99 [-Wmissing-prototypes] > drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm_pp_smu.c:614:6= : warning: no previous prototype for =E2=80=98pp_rv_set_min_deep_sleep_dcfc= lk=E2=80=99 [-Wmissing-prototypes] > drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm_pp_smu.c:627:6= : warning: no previous prototype for =E2=80=98pp_rv_set_hard_min_dcefclk_by= _freq=E2=80=99 [-Wmissing-prototypes] > drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm_pp_smu.c:640:6= : warning: no previous prototype for =E2=80=98pp_rv_set_hard_min_fclk_by_fr= eq=E2=80=99 [-Wmissing-prototypes] > > Cc: Harry Wentland > Cc: Leo Li > Cc: Alex Deucher > Cc: "Christian K=C3=B6nig" > Cc: David Airlie > Cc: Daniel Vetter > Cc: amd-gfx@lists.freedesktop.org > Cc: dri-devel@lists.freedesktop.org > Signed-off-by: Lee Jones Applied. Thanks! Alex > --- > .../drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c | 14 +++++++------- > 1 file changed, 7 insertions(+), 7 deletions(-) > > diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c b/d= rivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c > index 84065c12d4b85..ac0a0539854ef 100644 > --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c > +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c > @@ -535,7 +535,7 @@ bool dm_pp_get_static_clocks( > return true; > } > > -void pp_rv_set_wm_ranges(struct pp_smu *pp, > +static void pp_rv_set_wm_ranges(struct pp_smu *pp, > struct pp_smu_wm_range_sets *ranges) > { > const struct dc_context *ctx =3D pp->dm; > @@ -587,7 +587,7 @@ void pp_rv_set_wm_ranges(struct pp_smu *pp, > &wm_with_clock= _ranges); > } > > -void pp_rv_set_pme_wa_enable(struct pp_smu *pp) > +static void pp_rv_set_pme_wa_enable(struct pp_smu *pp) > { > const struct dc_context *ctx =3D pp->dm; > struct amdgpu_device *adev =3D ctx->driver_context; > @@ -598,7 +598,7 @@ void pp_rv_set_pme_wa_enable(struct pp_smu *pp) > pp_funcs->notify_smu_enable_pwe(pp_handle); > } > > -void pp_rv_set_active_display_count(struct pp_smu *pp, int count) > +static void pp_rv_set_active_display_count(struct pp_smu *pp, int count) > { > const struct dc_context *ctx =3D pp->dm; > struct amdgpu_device *adev =3D ctx->driver_context; > @@ -611,7 +611,7 @@ void pp_rv_set_active_display_count(struct pp_smu *pp= , int count) > pp_funcs->set_active_display_count(pp_handle, count); > } > > -void pp_rv_set_min_deep_sleep_dcfclk(struct pp_smu *pp, int clock) > +static void pp_rv_set_min_deep_sleep_dcfclk(struct pp_smu *pp, int clock= ) > { > const struct dc_context *ctx =3D pp->dm; > struct amdgpu_device *adev =3D ctx->driver_context; > @@ -624,7 +624,7 @@ void pp_rv_set_min_deep_sleep_dcfclk(struct pp_smu *p= p, int clock) > pp_funcs->set_min_deep_sleep_dcefclk(pp_handle, clock); > } > > -void pp_rv_set_hard_min_dcefclk_by_freq(struct pp_smu *pp, int clock) > +static void pp_rv_set_hard_min_dcefclk_by_freq(struct pp_smu *pp, int cl= ock) > { > const struct dc_context *ctx =3D pp->dm; > struct amdgpu_device *adev =3D ctx->driver_context; > @@ -637,7 +637,7 @@ void pp_rv_set_hard_min_dcefclk_by_freq(struct pp_smu= *pp, int clock) > pp_funcs->set_hard_min_dcefclk_by_freq(pp_handle, clock); > } > > -void pp_rv_set_hard_min_fclk_by_freq(struct pp_smu *pp, int mhz) > +static void pp_rv_set_hard_min_fclk_by_freq(struct pp_smu *pp, int mhz) > { > const struct dc_context *ctx =3D pp->dm; > struct amdgpu_device *adev =3D ctx->driver_context; > @@ -661,7 +661,7 @@ static enum pp_smu_status pp_nv_set_wm_ranges(struct = pp_smu *pp, > return PP_SMU_RESULT_OK; > } > > -enum pp_smu_status pp_nv_set_pme_wa_enable(struct pp_smu *pp) > +static enum pp_smu_status pp_nv_set_pme_wa_enable(struct pp_smu *pp) > { > const struct dc_context *ctx =3D pp->dm; > struct amdgpu_device *adev =3D ctx->driver_context; > -- > 2.25.1 > > _______________________________________________ > dri-devel mailing list > dri-devel@lists.freedesktop.org > https://lists.freedesktop.org/mailman/listinfo/dri-devel