Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp4202012pxu; Mon, 30 Nov 2020 21:38:50 -0800 (PST) X-Google-Smtp-Source: ABdhPJxuKikiK0G3vsIu136IItjndAV2zFefj6NuKGajbnT/mjQ4a4x0yf5L+mEHj85aeVsUWVR4 X-Received: by 2002:aa7:df86:: with SMTP id b6mr1335897edy.118.1606801130163; Mon, 30 Nov 2020 21:38:50 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606801130; cv=none; d=google.com; s=arc-20160816; b=uYnor5BhqMrfaGS4MykTIw+/qRsyIoj4trpeK/6T5wucQQTLXr3xlniMwTuawu4655 kQIzXGSk6fHENLdQ27gGtyRypiCfTd0x89cxId0fyw6LCjEduQKsW8AZIZpQ9GfaayvJ GnpaZFtf5AgRC8+DVyMHvmYtaG3QKVc/xT4BgoAaUQaXbu3CZlt69WINK4yvhV4cVLhp 9VZfXtRS5Po8YDXpshk1zbWb9g70U527e2A8eTxPCuaD9AFP8Ixb575adafiTmSHB/VY b9sHVD/vSa7vszQdyOswaXuc9ITKEKg0YXB5rd/dXzAddX0F1LJd9+FCQ3JmExisCRs3 LByg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=+Wokl3NuLwiPSjcjDBebQ10YZQViNxd9/jLnYLLUJ4w=; b=DFdLalsYgpS9O5FHCsTJCljdiPulBuwHC5e0nwHBWkv2KcMzqVB2NxhKaBHyC+HOFT GUFEW4yh2CtYm6l+YogomY+yk8WZGZ5VW1c8rR5Kk5WYF7eyD8cFh3ZwnRXMmFeSrJuM 3vmEwlEHim/SVfvY8kfonDEKNznkW3B/tlOL0xP/JGxBOGc4hzAtSGSyMQ/LNLvWEsai bHB6ivsnUuPy/1FKqrg7lHyxGDTwrdB8Us8k4MVWdbXzfa9dn3V9ofrco7f4kiIOviqn +I4joDI/9JXh+nkJtr3t/vWp/EDdzTL4bzecbZPc145AkMKDmKP1ZBuNuHaw4ykn6yiF JzUw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=bmY6e5c6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l22si466499edq.128.2020.11.30.21.38.27; Mon, 30 Nov 2020 21:38:50 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=bmY6e5c6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387454AbgLADsy (ORCPT + 99 others); Mon, 30 Nov 2020 22:48:54 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59588 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727229AbgLADsx (ORCPT ); Mon, 30 Nov 2020 22:48:53 -0500 Received: from mail-pg1-x543.google.com (mail-pg1-x543.google.com [IPv6:2607:f8b0:4864:20::543]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4BC0BC0613D3 for ; Mon, 30 Nov 2020 19:48:13 -0800 (PST) Received: by mail-pg1-x543.google.com with SMTP id g18so416376pgk.1 for ; Mon, 30 Nov 2020 19:48:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=+Wokl3NuLwiPSjcjDBebQ10YZQViNxd9/jLnYLLUJ4w=; b=bmY6e5c6D0pEK/SJMeJjjoIGXBMsLtWz5HSLHfIwz70h+FuTx40QIWsTWllkNTSpKI Ul1aWvkDqBgCcNiBQZa/QMqWpmVAseeFwHgSGxakmW+5WNf5Kj5AwwmWCjW9nhd7veSf XiPK101JvU+pJspdxHQPhFoi87bY9srzYs1dCEMgc1ODewBWd4+H4wpTBuIbi1hDffd/ JIJtvSO6zhqYGH6u+uTq09drhC7TZvH9FG2WQcQzNGKJI/foAu/idYksAuFI8cc2NJXu mmoxLspqh6UP7G8YCdc2ankNaoDjCq6cj9AWbmyAk97DUpc6bIC9S/aP3jV9O/8vurKT xjsQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=+Wokl3NuLwiPSjcjDBebQ10YZQViNxd9/jLnYLLUJ4w=; b=pXm62U8wrQSWcq8ZFzsD5Dyit4L0mbNr0x8WbJIuCHMvB1nL2ZJAdMWDnTtUERuJ37 AbAhQldTcTSG3gCW6WhvbFDBjhL6e5ifUBQ6OMV5V5NxMlcn0ETovgg3csAl3WwvPDoP PBe1HPb3jD5NkbsKY67tD3EvT5ZS17/sISpluY/l5FIqwrFSg2UTi7y+ryywtZ4f7pbf Yrkg87FxxaxAs/AII35buCoAyKj+hvq41PnFLQhmL02mNHGkyKF+LFf7QzoOsYanzHW3 74elF9VkMggM69UIWWid+eMCnITobrqt9a6AbotvaF4Dihy2YXzDCKiC1y3lc1jTvpWR Q1YA== X-Gm-Message-State: AOAM530xUHZnTJjXS/1OAGlrX+KkyMhXMPWf3a6T3plHQXMJJ7BHPODj FES5jIObecwcAaN3O1clVMCkIQ== X-Received: by 2002:a63:6882:: with SMTP id d124mr544352pgc.197.1606794492799; Mon, 30 Nov 2020 19:48:12 -0800 (PST) Received: from leoy-ThinkPad-X240s ([103.127.239.100]) by smtp.gmail.com with ESMTPSA id g26sm529243pfo.57.2020.11.30.19.48.09 (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 30 Nov 2020 19:48:12 -0800 (PST) Date: Tue, 1 Dec 2020 11:48:06 +0800 From: Leo Yan To: Alexandre Truong Cc: linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org, james.clark@arm.com, John Garry , Arnaldo Carvalho de Melo , Jiri Olsa , Namhyung Kim , Will Deacon , Mark Rutland , Mathieu Poirier Subject: Re: [PATCH] perf tools: add aarch64 registers to --user-regs Message-ID: <20201201034806.GB28939@leoy-ThinkPad-X240s> References: <20201127153923.26717-1-alexandre.truong@arm.com> <20201201034627.GA28939@leoy-ThinkPad-X240s> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20201201034627.GA28939@leoy-ThinkPad-X240s> User-Agent: Mutt/1.9.4 (2018-02-28) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Correct for Will's email address, sorry for spamming. On Tue, Dec 01, 2020 at 11:46:27AM +0800, Leo Yan wrote: > On Fri, Nov 27, 2020 at 03:39:23PM +0000, Alexandre Truong wrote: > > Previously, this command returns no help message on aarch64: > > > > -> ./perf record --user-regs=? > > > > available registers: > > Usage: perf record [] [] > > or: perf record [] -- [] > > > > With this change, the registers are listed. > > > > -> ./perf record --user-regs=? > > > > available registers: x0 x1 x2 x3 x4 x5 x6 x7 x8 x9 x10 x11 x12 x13 x14 x15 x16 x17 x18 x19 x20 x21 x22 x23 x24 x25 x26 x27 x28 x29 lr sp pc > > > > It's also now possible to record subsets of registers on aarch64: > > > > -> ./perf record --user-regs=x4,x5 ls > > -> ./perf report --dump-raw-trace > > > > 12801163749305260 0xc70 [0x40]: PERF_RECORD_SAMPLE(IP, 0x2): 51956/51956: 0xffffaa6571f0 period: 145785 addr: 0 > > ... user regs: mask 0x30 ABI 64-bit > > .... x4 0x000000000000006c > > .... x5 0x0000001001000001 > > ... thread: ls:51956 > > ...... dso: /usr/lib64/ld-2.17.so > > Reviewed-by: Leo Yan > > Except this patch for enabling registers on aarch64, it's good to add > arm32's version in the file arch/arm/util/perf_regs.c. > > Just note for a side topic, I checked a bit for the implementation for > x86/powerpc, you could consider to enable Statically Defined Tracing > in the perf_regs.c file as well. This can be separate task for > arm/arm64. > > Thanks, > Leo > > > Cc: John Garry > > Cc: Leo Yan > > Cc: Arnaldo Carvalho de Melo > > Cc: Jiri Olsa > > Cc: Namhyung Kim > > Signed-off-by: Alexandre Truong > > --- > > tools/perf/arch/arm64/util/perf_regs.c | 33 ++++++++++++++++++++++++++ > > 1 file changed, 33 insertions(+) > > > > diff --git a/tools/perf/arch/arm64/util/perf_regs.c b/tools/perf/arch/arm64/util/perf_regs.c > > index 2833e101a..54efa12fd 100644 > > --- a/tools/perf/arch/arm64/util/perf_regs.c > > +++ b/tools/perf/arch/arm64/util/perf_regs.c > > @@ -2,5 +2,38 @@ > > #include "../../../util/perf_regs.h" > > > > const struct sample_reg sample_reg_masks[] = { > > + SMPL_REG(x0, PERF_REG_ARM64_X0), > > + SMPL_REG(x1, PERF_REG_ARM64_X1), > > + SMPL_REG(x2, PERF_REG_ARM64_X2), > > + SMPL_REG(x3, PERF_REG_ARM64_X3), > > + SMPL_REG(x4, PERF_REG_ARM64_X4), > > + SMPL_REG(x5, PERF_REG_ARM64_X5), > > + SMPL_REG(x6, PERF_REG_ARM64_X6), > > + SMPL_REG(x7, PERF_REG_ARM64_X7), > > + SMPL_REG(x8, PERF_REG_ARM64_X8), > > + SMPL_REG(x9, PERF_REG_ARM64_X9), > > + SMPL_REG(x10, PERF_REG_ARM64_X10), > > + SMPL_REG(x11, PERF_REG_ARM64_X11), > > + SMPL_REG(x12, PERF_REG_ARM64_X12), > > + SMPL_REG(x13, PERF_REG_ARM64_X13), > > + SMPL_REG(x14, PERF_REG_ARM64_X14), > > + SMPL_REG(x15, PERF_REG_ARM64_X15), > > + SMPL_REG(x16, PERF_REG_ARM64_X16), > > + SMPL_REG(x17, PERF_REG_ARM64_X17), > > + SMPL_REG(x18, PERF_REG_ARM64_X18), > > + SMPL_REG(x19, PERF_REG_ARM64_X19), > > + SMPL_REG(x20, PERF_REG_ARM64_X20), > > + SMPL_REG(x21, PERF_REG_ARM64_X21), > > + SMPL_REG(x22, PERF_REG_ARM64_X22), > > + SMPL_REG(x23, PERF_REG_ARM64_X23), > > + SMPL_REG(x24, PERF_REG_ARM64_X24), > > + SMPL_REG(x25, PERF_REG_ARM64_X25), > > + SMPL_REG(x26, PERF_REG_ARM64_X26), > > + SMPL_REG(x27, PERF_REG_ARM64_X27), > > + SMPL_REG(x28, PERF_REG_ARM64_X28), > > + SMPL_REG(x29, PERF_REG_ARM64_X29), > > + SMPL_REG(lr, PERF_REG_ARM64_LR), > > + SMPL_REG(sp, PERF_REG_ARM64_SP), > > + SMPL_REG(pc, PERF_REG_ARM64_PC), > > SMPL_REG_END > > }; > > -- > > 2.23.0 > >