Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp397349pxu; Tue, 1 Dec 2020 14:12:24 -0800 (PST) X-Google-Smtp-Source: ABdhPJz43rr7lg6ciaMkChZISIs4oCGSSxkq1OkgIwK3yuzJu4GO1u19rn2Tgr5hR3hVvdJcNX5p X-Received: by 2002:a17:906:7146:: with SMTP id z6mr5080794ejj.379.1606860744294; Tue, 01 Dec 2020 14:12:24 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606860744; cv=none; d=google.com; s=arc-20160816; b=vYJh/p7vjtGuctx5OVmwnO7vf47ehSogk50LI90ROWlsWZEF/bXZptkA2+PQw0X2z1 UrcDS4kCeoE3H9hIN1m0hBL9cR9WiDA05z1Sr4CUfSnndEnpS+AKGSoaSFEK8Ut9vgHM M8tySGtQN66jV7TPbG8+Wct4AmMG3L3SEs9cfeRdHHXJjIVIc/QYxPtRvn01WRTT6MCL KgYdOk5EnBpRvebggq7vyuFdWLWmCV9sDFr0NLENMM3urfRTbjJZ0BJaTm6RTRE9jvW8 CTNXhKVa19gE2u3/4v/IMh6deAp2Gn3NkpKRx7J3e0xPUAShqVc4MPYfANN9RisyJurq i5wg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=w2pnbryfMVmBisgrDRI60G+bPYkPsJlIAPetyqhSYcA=; b=gWwREU5P7LEtbRYqs7ZLHgEGVFlHMHtZOuOV2aju6arnirJV9gyLWTPUKtpS2l8+QD cl3LghVx6ITX+SzbbNg9txq4VCS6WX+CK1MI3qQNRSb/45aSi6Df/8pwrLjDwWV6sGay 6Dc4WsDkxmqjPELMJH2JIdz/Bx+f3NQM/NMS2xUOJ4nZXJLiUJL9wGWRdZpPWFCLSd3J TDUVI1hFoUHO9uT7BJkCFsAoNLYMMyON5OOTqZteLJBw0CJKeg+Op27YgVzuJj3AGy1T z0V2dRqJxykz/J6wVu+GKYpBWk3yGGMtcaVLFo8+PXkHLLZTsF1k6RTGkQv1jBTzE9Rc eSyA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bo5si791314ejb.102.2020.12.01.14.12.01; Tue, 01 Dec 2020 14:12:24 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727178AbgLAGwK (ORCPT + 99 others); Tue, 1 Dec 2020 01:52:10 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:32907 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1725859AbgLAGwK (ORCPT ); Tue, 1 Dec 2020 01:52:10 -0500 X-UUID: e96c658d37ca48289ae3785a25f75126-20201201 X-UUID: e96c658d37ca48289ae3785a25f75126-20201201 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 151745018; Tue, 01 Dec 2020 14:51:23 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs02n2.mediatek.inc (172.21.101.101) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 1 Dec 2020 14:51:14 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 1 Dec 2020 14:51:12 +0800 From: Stanley Chu To: , , , , CC: , , , , , , , , , , , , , , , , , , Stanley Chu Subject: [PATCH v2] scsi: ufs: Remove pre-defined initial voltage values of device powers Date: Tue, 1 Dec 2020 14:51:14 +0800 Message-ID: <20201201065114.1001-1-stanley.chu@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 5428731B956507ECEFDF6B91B5227C59E128979F9A063864B9E6434E4E3E18F72000:8 X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org UFS specficication allows different VCC configurations for UFS devices, for example, (1). 2.70V - 3.60V (Activated by default in UFS core driver) (2). 1.70V - 1.95V (Activated if "vcc-supply-1p8" is declared in device tree) (3). 2.40V - 2.70V (Supported since UFS 3.x) With the introduction of UFS 3.x products, an issue is happening that UFS driver will use wrong "min_uV-max_uV" values to configure the voltage of VCC regulator on UFU 3.x products with the configuration (3) used. To solve this issue, we simply remove pre-defined initial VCC voltage values in UFS core driver with below reasons, 1. UFS specifications do not define how to detect the VCC configuration supported by attached device. 2. Device tree already supports standard regulator properties. Therefore VCC voltage shall be defined correctly in device tree, and shall not changed by UFS driver. What UFS driver needs to do is simply enable or disable the VCC regulator only. Similar change is applied to VCCQ and VCCQ2 as well. Note that we keep struct ufs_vreg unchanged. This is allow vendors to configure proper min_uV and max_uV of any regulators to make regulator_set_voltage() works during regulator toggling flow. Without specific vendor configurations, min_uV and max_uV will be NULL by default and UFS core driver will enable or disable the regulator only without adjusting its voltage. Reviewed-by: Bjorn Andersson Signed-off-by: Stanley Chu --- drivers/scsi/ufs/ufshcd-pltfrm.c | 16 ---------------- 1 file changed, 16 deletions(-) diff --git a/drivers/scsi/ufs/ufshcd-pltfrm.c b/drivers/scsi/ufs/ufshcd-pltfrm.c index a6f76399b3ae..09e2f04bf4f6 100644 --- a/drivers/scsi/ufs/ufshcd-pltfrm.c +++ b/drivers/scsi/ufs/ufshcd-pltfrm.c @@ -133,22 +133,6 @@ static int ufshcd_populate_vreg(struct device *dev, const char *name, vreg->max_uA = 0; } - if (!strcmp(name, "vcc")) { - if (of_property_read_bool(np, "vcc-supply-1p8")) { - vreg->min_uV = UFS_VREG_VCC_1P8_MIN_UV; - vreg->max_uV = UFS_VREG_VCC_1P8_MAX_UV; - } else { - vreg->min_uV = UFS_VREG_VCC_MIN_UV; - vreg->max_uV = UFS_VREG_VCC_MAX_UV; - } - } else if (!strcmp(name, "vccq")) { - vreg->min_uV = UFS_VREG_VCCQ_MIN_UV; - vreg->max_uV = UFS_VREG_VCCQ_MAX_UV; - } else if (!strcmp(name, "vccq2")) { - vreg->min_uV = UFS_VREG_VCCQ2_MIN_UV; - vreg->max_uV = UFS_VREG_VCCQ2_MAX_UV; - } - goto out; out: -- 2.18.0