Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp871397pxu; Wed, 2 Dec 2020 05:42:26 -0800 (PST) X-Google-Smtp-Source: ABdhPJxC1xtPWuyJOQGGPcjW14xI85Q79RVnwNrtat7cjN9PtZK1vYaGpicWjLYEgwcAhQKAuhf4 X-Received: by 2002:aa7:da01:: with SMTP id r1mr2628453eds.45.1606916546600; Wed, 02 Dec 2020 05:42:26 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606916546; cv=none; d=google.com; s=arc-20160816; b=WZvQUHm9Wmvp/i7h166wJuaY4270Vkaof6qKoNSxndGRARTzJCK8N1qSVL3t6XKqwS siJyozU0siOL6yCod+QCsUKwIszofUDrZFKKz1ykHSb1UJ4jEKYsJqs31ie8KOqsUesd OJegn4ZaiMNu9+MdfTEp8w8VRhnzF5qnhPjlp/1/+/2otxvfhIDgBB/NRpIzcz7IlSpi il6sjjlVYBwlkxIirM34AcxtABuc0IJp0u/A3jaxzLC/SY2VQoNgp4Qnu47HXxgsD2d4 NxKpy51kJKK0GkaLwKS+HynbFbnfqonUqRhBg7g+7x5ZDKL8FuGLB0D+qCeBipKaff6d WX9A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=VbBxE3PAFqGX5aCVzjMGe/K45wXQPManK+UHYYfCQmU=; b=IqPBKr9ZP7ztuRHjZuxAd6S2vLu1UooQvqMocNyXiVpAnmYpK+F2WtuycJp8M97BDR zgwsZgWVP5boCFJtWIvLuufxUbdJcRRH16iXt1KnonuXjEGDagDLrTOUga8bDNREUD5k DYYKvjIzOvBzFbjIJYG7RUTsO1lEgS7NvTujuOT2/CzR011AxmsWeyeaOJJNnVY67fL3 UBtJaM1qO2t4OwPWoQBSTToXUIxwFrz6U3IelFJHaNO5yIpS1B6F92Aof0sZEd3Bia7d lk5bivSI9bggjRG7lscgu1Iih8iQSzMPjddT0cpxYtWqBmhmuOhmDwBdvbSP1wCgBRng Szxw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g18si1026072edh.40.2020.12.02.05.41.32; Wed, 02 Dec 2020 05:42:26 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729978AbgLBNjF (ORCPT + 99 others); Wed, 2 Dec 2020 08:39:05 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:44891 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727924AbgLBNjF (ORCPT ); Wed, 2 Dec 2020 08:39:05 -0500 X-UUID: 9a6bf7d6662d4ddb8bf75a2a1785f47c-20201202 X-UUID: 9a6bf7d6662d4ddb8bf75a2a1785f47c-20201202 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1497272996; Wed, 02 Dec 2020 21:38:21 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 2 Dec 2020 21:38:17 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 2 Dec 2020 21:38:16 +0800 From: Jianjun Wang To: Bjorn Helgaas , Rob Herring , Lorenzo Pieralisi , Ryder Lee CC: Philipp Zabel , Matthias Brugger , Mauro Carvalho Chehab , , , , , , , Sj Huang , Jianjun Wang , , , , Subject: [v5,0/3] PCI: mediatek: Add new generation controller support Date: Wed, 2 Dec 2020 21:38:10 +0800 Message-ID: <20201202133813.6917-1-jianjun.wang@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org These series patches add pcie-mediatek-gen3.c and dt-bindings file to support new generation PCIe controller. Changes in v5: 1. Remove unused macros 2. Modify the config read/write callbacks, set the config byte field in TLP header and use pci_generic_config_read32/write32 to access the config space 3. Fix the settings of translation window, both MEM and IO regions works properly 4. Fix typos Changes in v4: 1. Fix PCIe power up/down flow 2. Use "mac" and "phy" for reset names 3. Add clock names 4. Fix the variables type Changes in v3: 1. Remove standard property in binding document 2. Return error number when get_optional* API throws an error 3. Use the bulk clk APIs Changes in v2: 1. Fix the typo of dt-bindings patch 2. Remove the unnecessary properties in binding document 3. dispos the irq mappings of msi top domain when irq teardown Jianjun Wang (3): dt-bindings: PCI: mediatek: Add YAML schema PCI: mediatek-gen3: Add MediaTek Gen3 driver for MT8192 MAINTAINERS: update entry for MediaTek PCIe controller .../bindings/pci/mediatek-pcie-gen3.yaml | 135 +++ MAINTAINERS | 1 + drivers/pci/controller/Kconfig | 13 + drivers/pci/controller/Makefile | 1 + drivers/pci/controller/pcie-mediatek-gen3.c | 1039 +++++++++++++++++ 5 files changed, 1189 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/mediatek-pcie-gen3.yaml create mode 100644 drivers/pci/controller/pcie-mediatek-gen3.c -- 2.25.1