Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp992936pxu; Wed, 2 Dec 2020 08:24:53 -0800 (PST) X-Google-Smtp-Source: ABdhPJx52iL7d09fMtRzh0dpON8lNhygUPnif0g4GAJBGrwXib9/fSetTjByBDYyGsOiwO3q0AEW X-Received: by 2002:a17:906:f94:: with SMTP id q20mr581917ejj.22.1606926293486; Wed, 02 Dec 2020 08:24:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606926293; cv=none; d=google.com; s=arc-20160816; b=T9c8dbvgSwaZ2PpxTefL8T0RTav6sv91ln1PTWHiFIacPouiiDZCCjG4bAZ0QLojdn /zR+pVW7pHuke6Sz4Tpoymvws8gG7yUEBUDG/0Y5RuBbwrZ7X+ToajFKgQpn2Yk13Ob2 77jb/zHwQZDMnZs4RjutLscd2XQndi2th4XRVX5W4Pk6g6/SCF7zSkDsaGS+ficLjyNe sCFhT7tG3qpG/pOPoIe5e0JZI9nXVqu4c5BXg7DK61YqqqnZDRoKC3bwtZ1ahWDnKLec RXdEXgKIoeFYU2pFTKURycm494taTjLubPz5DXv2UM0zO2Q+UINa3xmQiPdfacqKj2Wk qDMA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=24sUjcsHe27JsbUT1I2F3IXz5SMnX3652dck+7EYBzU=; b=NTyILSMWBGHM2tw2ZU5HX4tbJD70k5yRH42dhow9TJGstVP2S3Wv13druRJKUzWQ6S TdOkGRGPGyVkvuFg/gnb3I4m27EOuC59WtGxSp2AB8NCj+t5WeJo2KiP4klJFdoQM0bU L27TMPhA7VRojYeoh/1+fg+PeBSGWM4x8xCJnwsEnD3Y6Cbz7KojpcSnUNcAwKprOe1G UL+9QOm/dSxZFSDsBbEF66jNo2BCBLJYWWN3bj5Mv3Awi7a1uQDcjgvdx6OOzxhAeIPa BfpflS6609fr/BVe8Q57spauJt0XyQPGGW5Wc36ug/APFvHVmNJDjjppOdAvJ4xDZgv/ mcvw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=siol.net Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id lx16si274227ejb.103.2020.12.02.08.24.29; Wed, 02 Dec 2020 08:24:53 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=siol.net Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728595AbgLBQUD (ORCPT + 99 others); Wed, 2 Dec 2020 11:20:03 -0500 Received: from mailoutvs27.siol.net ([185.57.226.218]:49931 "EHLO mail.siol.net" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726307AbgLBQUD (ORCPT ); Wed, 2 Dec 2020 11:20:03 -0500 Received: from localhost (localhost [127.0.0.1]) by mail.siol.net (Postfix) with ESMTP id 27D2C520F6E; Wed, 2 Dec 2020 17:19:19 +0100 (CET) X-Virus-Scanned: amavisd-new at psrvmta11.zcs-production.pri Received: from mail.siol.net ([127.0.0.1]) by localhost (psrvmta11.zcs-production.pri [127.0.0.1]) (amavisd-new, port 10032) with ESMTP id 5p1W-PFuE6VR; Wed, 2 Dec 2020 17:19:18 +0100 (CET) Received: from mail.siol.net (localhost [127.0.0.1]) by mail.siol.net (Postfix) with ESMTPS id 7DB75520EBA; Wed, 2 Dec 2020 17:19:18 +0100 (CET) Received: from kista.localnet (cpe1-5-97.cable.triera.net [213.161.5.97]) (Authenticated sender: jernej.skrabec@siol.net) by mail.siol.net (Postfix) with ESMTPA id EB525520F6E; Wed, 2 Dec 2020 17:19:17 +0100 (CET) From: Jernej =?utf-8?B?xaBrcmFiZWM=?= To: Andre Przywara , Maxime Ripard Cc: Chen-Yu Tsai , Icenowy Zheng , linux-arm-kernel@lists.infradead.org, linux-sunxi@googlegroups.com, Linus Walleij , Rob Herring , Yangtao Li , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: Re: Re: [PATCH 8/8] arm64: dts: allwinner: Add OrangePi Zero 2 .dts Date: Wed, 02 Dec 2020 17:25:29 +0100 Message-ID: <1774678.MeMAzNTZAJ@kista> In-Reply-To: <20201202160702.rdigwtcv3avil4n3@gilmour> References: <20201202135409.13683-1-andre.przywara@arm.com> <20201202135409.13683-9-andre.przywara@arm.com> <20201202160702.rdigwtcv3avil4n3@gilmour> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Dne sreda, 02. december 2020 ob 17:07:02 CET je Maxime Ripard napisal(a): > On Wed, Dec 02, 2020 at 01:54:09PM +0000, Andre Przywara wrote: > > The OrangePi Zero 2 is a development board with the new H616 SoC. > > > > It features the usual connectors used on those small boards, and comes > > with the AXP305, which seems to be compatible with the AXP805. > > > > For more details see: http://linux-sunxi.org/Xunlong_Orange_Pi_Zero2 > > > > Signed-off-by: Andre Przywara > > --- > > arch/arm64/boot/dts/allwinner/Makefile | 1 + > > .../allwinner/sun50i-h616-orangepi-zero2.dts | 228 ++++++++++++++++++ > > 2 files changed, 229 insertions(+) > > create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi- zero2.dts > > > > diff --git a/arch/arm64/boot/dts/allwinner/Makefile b/arch/arm64/boot/dts/ allwinner/Makefile > > index 211d1e9d4701..0cf8299b1ce7 100644 > > --- a/arch/arm64/boot/dts/allwinner/Makefile > > +++ b/arch/arm64/boot/dts/allwinner/Makefile > > @@ -35,3 +35,4 @@ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-orangepi-one- plus.dtb > > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-pine-h64.dtb > > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-pine-h64-model-b.dtb > > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-tanix-tx6.dtb > > +dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h616-orangepi-zero2.dtb > > diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero2.dts b/arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero2.dts > > new file mode 100644 > > index 000000000000..814f5b4fec7c > > --- /dev/null > > +++ b/arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero2.dts > > @@ -0,0 +1,228 @@ > > +// SPDX-License-Identifier: (GPL-2.0+ or MIT) > > +/* > > + * Copyright (C) 2020 Arm Ltd. > > + */ > > + > > +/dts-v1/; > > + > > +#include "sun50i-h616.dtsi" > > + > > +#include > > +#include > > + > > +/ { > > + model = "OrangePi Zero2"; > > + compatible = "xunlong,orangepi-zero2", "allwinner,sun50i-h616"; > > This needs to be documented too > > > + aliases { > > + ethernet0 = &emac0; > > + serial0 = &uart0; > > + }; > > + > > + chosen { > > + stdout-path = "serial0:115200n8"; > > + }; > > + > > + leds { > > + compatible = "gpio-leds"; > > + > > + power { > > + label = "orangepi:red:power"; > > + gpios = <&pio 2 13 GPIO_ACTIVE_HIGH>; /* PC13 */ > > + default-state = "on"; > > + }; > > + > > + status { > > + label = "orangepi:green:status"; > > + gpios = <&pio 2 12 GPIO_ACTIVE_HIGH>; /* PC12 */ > > + }; > > Those node names don't follow the led binding convention > > > + }; > > + > > + reg_vcc5v: vcc5v { > > + /* board wide 5V supply directly from the USB-C socket */ > > + compatible = "regulator-fixed"; > > + regulator-name = "vcc-5v"; > > + regulator-min-microvolt = <5000000>; > > + regulator-max-microvolt = <5000000>; > > + regulator-always-on; > > + }; > > + > > + reg_usb1_vbus: usb1-vbus { > > + compatible = "regulator-fixed"; > > + regulator-name = "usb1-vbus"; > > + regulator-min-microvolt = <5000000>; > > + regulator-max-microvolt = <5000000>; > > + enable-active-high; > > + gpio = <&pio 2 16 GPIO_ACTIVE_HIGH>; /* PC16 */ > > + status = "okay"; > > + }; > > +}; > > + > > +&ehci0 { > > + status = "okay"; > > +}; > > + > > +&ehci1 { > > + status = "okay"; > > +}; > > + > > +/* USB 2 & 3 are on headers only. */ > > + > > +&emac0 { > > + pinctrl-names = "default"; > > + pinctrl-0 = <&ext_rgmii_pins>; > > + phy-mode = "rgmii"; > > + phy-handle = <&ext_rgmii_phy>; > > + phy-supply = <®_dcdce>; > > + allwinner,rx-delay-ps = <3100>; > > + allwinner,tx-delay-ps = <700>; > > + status = "okay"; > > +}; > > + > > +&mdio { > > + ext_rgmii_phy: ethernet-phy@1 { > > + compatible = "ethernet-phy-ieee802.3-c22"; > > + reg = <1>; > > + }; > > +}; > > + > > +&mmc0 { > > + vmmc-supply = <®_dcdce>; > > + cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>; /* PF6 */ > > + bus-width = <4>; > > + status = "okay"; > > +}; > > + > > +&ohci0 { > > + status = "okay"; > > +}; > > + > > +&ohci1 { > > + status = "okay"; > > +}; > > + > > +&r_i2c { > > + status = "okay"; > > + > > + axp305: pmic@36 { > > + compatible = "x-powers,axp305", "x-powers,axp805", > > + "x-powers,axp806"; > > + reg = <0x36>; > > + > > + /* dummy interrupt to appease the driver for now */ > > + interrupts = ; > > + interrupt-controller; > > + #interrupt-cells = <1>; > > + > > + x-powers,self-working-mode; > > + vina-supply = <®_vcc5v>; > > + vinb-supply = <®_vcc5v>; > > + vinc-supply = <®_vcc5v>; > > + vind-supply = <®_vcc5v>; > > + vine-supply = <®_vcc5v>; > > + aldoin-supply = <®_vcc5v>; > > + bldoin-supply = <®_vcc5v>; > > + cldoin-supply = <®_vcc5v>; > > + > > + regulators { > > + reg_aldo1: aldo1 { > > + regulator-always-on; > > + regulator-min-microvolt = <3300000>; > > + regulator-max-microvolt = <3300000>; > > + regulator-name = "vcc-sys"; > > + }; > > + > > + reg_aldo2: aldo2 { > > + regulator-min-microvolt = <3300000>; > > + regulator-max-microvolt = <3300000>; > > + regulator-name = "vcc3v3-ext"; > > + }; > > + > > + reg_aldo3: aldo3 { > > + regulator-min-microvolt = <3300000>; > > + regulator-max-microvolt = <3300000>; > > + regulator-name = "vcc3v3-ext2"; > > + }; > > + > > + reg_bldo1: bldo1 { > > + regulator-always-on; > > + regulator-min-microvolt = <1800000>; > > + regulator-max-microvolt = <1800000>; > > + regulator-name = "vcc1v8"; > > + }; > > + > > + bldo2 { > > + /* unused */ > > + }; > > + > > + bldo3 { > > + /* unused */ > > + }; > > + > > + bldo4 { > > + /* unused */ > > + }; > > + > > + cldo1 { > > + /* reserved */ > > + }; > > + > > + cldo2 { > > + /* unused */ > > + }; > > + > > + cldo3 { > > + /* unused */ > > + }; > > + > > + reg_dcdca: dcdca { > > + regulator-always-on; > > + regulator-min-microvolt = <810000>; > > + regulator-max-microvolt = <1080000>; > > + regulator-name = "vdd-cpu"; > > + }; > > + > > + reg_dcdcc: dcdcc { > > + regulator-always-on; > > + regulator-min-microvolt = <810000>; > > + regulator-max-microvolt = <1080000>; > > + regulator-name = "vdd-gpu-sys"; > > + }; > > + > > + reg_dcdcd: dcdcd { > > + regulator-always-on; > > + regulator-min-microvolt = <1500000>; > > + regulator-max-microvolt = <1500000>; > > + regulator-name = "vdd-dram"; > > + }; > > + > > + reg_dcdce: dcdce { > > + regulator-boot-on; > > + regulator-min-microvolt = <3300000>; > > + regulator-max-microvolt = <3300000>; > > + regulator-name = "vcc-eth-mmc"; > > + }; > > + > > + sw { > > + /* unused */ > > + }; > > + }; > > + }; > > +}; > > + > > +&uart0 { > > + pinctrl-names = "default"; > > + pinctrl-0 = <&uart0_ph_pins>; > > + status = "okay"; > > +}; > > + > > +&usbotg { > > + dr_mode = "otg"; > > + status = "okay"; > > +}; > > + > > +&usbphy { > > + usb0_vbus-supply = <®_vcc5v>; > > + usb1_vbus-supply = <®_usb1_vbus>; > > + status = "okay"; > > +}; > > Did you really test it as OTG without an ID pin? As stated in cover letter, USB doesn't work yet. USB related nodes, both here and DTSI should be dropped until they work. Best regards, Jernej