Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp726962pxu; Thu, 3 Dec 2020 11:03:22 -0800 (PST) X-Google-Smtp-Source: ABdhPJyzgT3qLX3pB/8Uu5yezzRrYnn6OUor1hT4yUsMi199HdpmTGq8LQAm5NfR1eDL4aYQ+Hjo X-Received: by 2002:a17:906:c408:: with SMTP id u8mr3794761ejz.364.1607022201964; Thu, 03 Dec 2020 11:03:21 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1607022201; cv=none; d=google.com; s=arc-20160816; b=wq45CFDLer16paIrMRa84hKn37FyZmTz6ek0TNKJqpvap+cvD2aEEHhHODIbVlZfgH Woyugv+FH2+JKfB/vwebXlpFKK5GucCHFD/6bO+tdipknR6MivAvKNNSsKGIr9gci1D5 nCuiYjbx3fGDuMPHGIu/JdlW+yLt+kv+orC14GzrIofRvwm90k9sswMfbz91bgkvqEDx PtnQ0mo2TVv2pl/ZZtAV1FyNR2m+voED9TuykWBsrmPGS5sUBVTHYj+guiA5QVGeXY/U uhu85ftjDHHBI177rjgRR6rEvWj/waBlIYJDOMTF673VSKRQMBxPzw22DlmNAHiG1SmF pWUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=XU0Fn2MfBPn3DHELaCrdMSR4GJ6Z2xcF9JZQJrMVyaA=; b=q8CPJ0BP0OS/Q4aMBBOoOx3KOoI5M8lGfLHyfjff2CcTpJ4CoEa1vO4THyaBqhek6/ CDt0dqYnsG4rYQejBiGhRRu60bmEbjzYGA5jTC76IIRMDoC1cnEccRtjA1LleXNm9xDO IYqUH4ApAA2sC9C6HBkj1VY1psILoX3XTlDOSPrxC2QRRERVKLBniG+/kM2NSq52KeEK 3lKDSaiOxYFFuKzLqnAVETHoYOGYE2J607DVEfU8b4L5J60uQyE5LKgiZcWAdCdxj9ve GRsL71380w1/ynW4KVHv/lvB15r35cceGP7mQ7FOzSlPtKhiTbYh1mLl2L/5P8xRg1oH cXSg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=FyO4rT0f; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i1si1594425ejz.363.2020.12.03.11.02.57; Thu, 03 Dec 2020 11:03:21 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=FyO4rT0f; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2501902AbgLCTA7 (ORCPT + 99 others); Thu, 3 Dec 2020 14:00:59 -0500 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:19190 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389144AbgLCTA5 (ORCPT ); Thu, 3 Dec 2020 14:00:57 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Thu, 03 Dec 2020 11:00:17 -0800 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 3 Dec 2020 19:00:15 +0000 Received: from skomatineni-linux.nvidia.com (172.20.13.39) by mail.nvidia.com (172.20.187.15) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Thu, 3 Dec 2020 19:00:14 +0000 From: Sowjanya Komatineni To: , , , , , CC: , , , , , Subject: [PATCH v3 11/13] dt-bindings: tegra: Update csi data-lanes to maximum 8 lanes Date: Thu, 3 Dec 2020 11:00:00 -0800 Message-ID: <1607022002-26575-12-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1607022002-26575-1-git-send-email-skomatineni@nvidia.com> References: <1607022002-26575-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1607022017; bh=XU0Fn2MfBPn3DHELaCrdMSR4GJ6Z2xcF9JZQJrMVyaA=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:X-NVConfidentiality:MIME-Version:Content-Type; b=FyO4rT0fLi6Bcb9fOjYgoRD1YNqmv+sGLmgu2iFhvmATqSlmrc89sya7r6hjpcHcY AkSJTiviR7dKxTtNTRRah4boUeaH70HHZ4gurKhndzUztIdvVq1pNtIJWzlLOZnY41 ctNpYqnrwmJqaC82OrRBQ+Z0a8I6j19VxhdeuDTDV3is3WsIalGHzgMhX1bCb3b6Ft r/xzZ93sP631ftPEAQwGyDRmSn/C3YMYea9OhBPRUp1cAM5yAW+k9ZrTDATxcQamUX xWpsQvb4Bv/HOJLm+KzC4YukgmagNlBxqcgWRBiBDyrRLl24tbE1CI0yvZsNGVt7ba eUwmLn0mUzfxw== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Tegra VI/CSI hardware don't have native 8 lane CSI RX port. But x8 capture can be supported by using consecutive x4 ports simultaneously with HDMI-to-CSI bridges where source image is split on to two x4 ports. This patch updates dt-bindings for csi endpoint data-lane property with maximum of 8 lanes. Signed-off-by: Sowjanya Komatineni --- .../devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt index 34d9933..8a6d3e1 100644 --- a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt +++ b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt @@ -111,8 +111,8 @@ of the following host1x client modules: endpoint (required node) Required properties: - - data-lanes: an array of data lane from 1 to 4. Valid array - lengths are 1/2/4. + - data-lanes: an array of data lane from 1 to 8. Valid array + lengths are 1/2/4/8. - remote-endpoint: phandle to sensor 'endpoint' node. port@1 (required node) -- 2.7.4