Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp715014pxu; Fri, 4 Dec 2020 13:45:25 -0800 (PST) X-Google-Smtp-Source: ABdhPJznN92NOID8/mmr2pBKF88TnWxWuxOniM8S5apDhGH2dqE4H8/7eTxsXHXQWEsMafQl22fA X-Received: by 2002:a05:6402:1c9b:: with SMTP id cy27mr9472643edb.253.1607118325312; Fri, 04 Dec 2020 13:45:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1607118325; cv=none; d=google.com; s=arc-20160816; b=T5GvIWLErnRquE/jFlyDejm9/FwLVrxzYENRoIx0y/2CL2U3ohpqem1Y9kDr77fKNc 3jjtwJ/13ntpTK/GD9/iwv2JRjNvrP2FSDODKdn81EJ1WFmBpv8DN4eAxOSnT8ZGnFck 1Z/g10PUSmCXUhoIiOO7ggXIlTD1XWlupKExajHtAoZXEXXNEwlvEyruUbxzxBWJWNCQ QSSginap/OoNysyK8i6bWyQf0TSjWLyyQ+Pzcvg3OYx/ztQlXX1UwrP8EodcVwRycp50 q3Yj2dZKf81NATgCp8ZpOIWrZ+QMHQWpZrwNipmT+w9bpugEiEyA3G4ddjKRNTvaxS45 11/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=Y7Uo1uXQPjQuT5Ymcn5IeNqPEXoPCEmgwqeHKS+HmjY=; b=jkQ14t0R/x6RXLywjeqSJixkd672pfVkXNlSvnVD2owzjNDzKGHFkXFy97d8fFeVVK dO0bXyKULk0xBHv5/PXTtYgrHTKAwdlW8BZ/haFkp9WT8DgOTs/SmE25CTG23/vIPZQe rbk4epgNVtzPMRVYNZRB1vD1Vla24h0nl1nrjB6gctmIU6C366I2Wkk1w+HaGjLLxryu 83HAfr8VtDxZLHkobH3fa9mqhR4eU2dDrU6VUnO44pbtib3iyMoUJ52lc0dg4gkx7ZeQ /srKmYVl+yXybW6+S16A6SFM3cuEO+4Kvv6rAXjDbLjd91DC/2LP9S7iofPVBTftSb5k vR5w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=jT7FtTuO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u26si3787135edo.164.2020.12.04.13.45.02; Fri, 04 Dec 2020 13:45:25 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=jT7FtTuO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387869AbgLDVlf (ORCPT + 99 others); Fri, 4 Dec 2020 16:41:35 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47984 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726263AbgLDVlf (ORCPT ); Fri, 4 Dec 2020 16:41:35 -0500 Received: from mail-oi1-x243.google.com (mail-oi1-x243.google.com [IPv6:2607:f8b0:4864:20::243]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2546CC061A4F; Fri, 4 Dec 2020 13:40:55 -0800 (PST) Received: by mail-oi1-x243.google.com with SMTP id l200so7774525oig.9; Fri, 04 Dec 2020 13:40:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=Y7Uo1uXQPjQuT5Ymcn5IeNqPEXoPCEmgwqeHKS+HmjY=; b=jT7FtTuO8R/jYUfO82IywGxjnMGFXt6DKALhDCp8MnpWZxcOYb9TlsSBhPlvIoNvnd uMyAWtNjWAg6wseX7TAec6YdyHk8QaAa7qYaZQbiZZvLYDrFidBaGyGKinf99Eb1aMzI xBKmj04gDhBAOKoWpFVqgtYiltRms2qTc4vGKrQEG3425Fz0AXUUgBtCs/shG9GD3lFo ovFdqsXMGzY/hqAvUHXtheb0sRdNKvpmRzAFK3qxaEAWtjB5S/A2LRvAAMPTXdNZYGP4 biAw9o0siFAntLTYZ/Jqbsz1+sL9n2VvNkUobDDcoO4OfvezxxL2GgB7M6r77PrfJKG3 HA7A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=Y7Uo1uXQPjQuT5Ymcn5IeNqPEXoPCEmgwqeHKS+HmjY=; b=IVzbRnmaF/iYeJGmsFfLXdrjJkBqs9I1OsRpfE/h8Evz0vVEvmJwSmaLldWpSdNpUD zUXrM9qcWJ6fpRJKkzqiZstU52fcAPpYV+ZEVQAuS+XuPq3cRY+MkM6usruFA/TgncS7 xMz9UwZZR3lm2J0j0CdNRjceBjzRmkuUEd/pzol9h4PENCsw7gc4osXlwLxHki1v9hon +7HJnTYCjm6dTHJTNCjfyr2D4rK49ppVJxEnOj7gkN2UYkgC1Ag1++/JpVkSEd164Pyi BKp+RwxEj2aWgxtzKDXpr2EV5abgkQ4cZv/zys7/5veSIWOnED8owZYx1nrgEdjuto/3 rewA== X-Gm-Message-State: AOAM5336H27dh/mDGTS2z+5elUZYuk/FJKXEgbgFZJPjxh8YPQWB0Rdq 9k9nXz82p9M3hhmvVzLHdf2DFE3In20KROW6Pg== X-Received: by 2002:aca:b145:: with SMTP id a66mr4740495oif.92.1607118054521; Fri, 04 Dec 2020 13:40:54 -0800 (PST) MIME-Version: 1.0 References: <20201204145624.11713-1-o.rempel@pengutronix.de> <20201204145624.11713-3-o.rempel@pengutronix.de> In-Reply-To: <20201204145624.11713-3-o.rempel@pengutronix.de> From: George McCollister Date: Fri, 4 Dec 2020 15:40:42 -0600 Message-ID: Subject: Re: [PATCH v4 net-next 2/2] net: dsa: qca: ar9331: export stats64 To: Oleksij Rempel Cc: Andrew Lunn , Vivien Didelot , Florian Fainelli , Vladimir Oltean , "David S. Miller" , Jakub Kicinski , Russell King , Pengutronix Kernel Team , netdev@vger.kernel.org, open list , linux-mips@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Dec 4, 2020 at 8:59 AM Oleksij Rempel wrote: > > Add stats support for the ar9331 switch. > > Signed-off-by: Oleksij Rempel > --- > drivers/net/dsa/qca/ar9331.c | 247 ++++++++++++++++++++++++++++++++++- > 1 file changed, 246 insertions(+), 1 deletion(-) > > diff --git a/drivers/net/dsa/qca/ar9331.c b/drivers/net/dsa/qca/ar9331.c > index 605d7b675216..4c1a4c448d80 100644 > --- a/drivers/net/dsa/qca/ar9331.c > +++ b/drivers/net/dsa/qca/ar9331.c > @@ -101,6 +101,57 @@ > AR9331_SW_PORT_STATUS_RX_FLOW_EN | AR9331_SW_PORT_STATUS_TX_FLOW_EN | \ > AR9331_SW_PORT_STATUS_SPEED_M) > > +/* MIB registers */ > +#define AR9331_MIB_COUNTER(x) (0x20000 + ((x) * 0x100)) > + > +#define AR9331_PORT_MIB_rxbroad(_port) (AR9331_MIB_COUNTER(_port) + 0x00) > +#define AR9331_PORT_MIB_rxpause(_port) (AR9331_MIB_COUNTER(_port) + 0x04) > +#define AR9331_PORT_MIB_rxmulti(_port) (AR9331_MIB_COUNTER(_port) + 0x08) > +#define AR9331_PORT_MIB_rxfcserr(_port) (AR9331_MIB_COUNTER(_port) + 0x0c) > +#define AR9331_PORT_MIB_rxalignerr(_port) (AR9331_MIB_COUNTER(_port) + 0x10) > +#define AR9331_PORT_MIB_rxrunt(_port) (AR9331_MIB_COUNTER(_port) + 0x14) > +#define AR9331_PORT_MIB_rxfragment(_port) (AR9331_MIB_COUNTER(_port) + 0x18) > +#define AR9331_PORT_MIB_rx64byte(_port) (AR9331_MIB_COUNTER(_port) + 0x1c) > +#define AR9331_PORT_MIB_rx128byte(_port) (AR9331_MIB_COUNTER(_port) + 0x20) > +#define AR9331_PORT_MIB_rx256byte(_port) (AR9331_MIB_COUNTER(_port) + 0x24) > +#define AR9331_PORT_MIB_rx512byte(_port) (AR9331_MIB_COUNTER(_port) + 0x28) > +#define AR9331_PORT_MIB_rx1024byte(_port) (AR9331_MIB_COUNTER(_port) + 0x2c) > +#define AR9331_PORT_MIB_rx1518byte(_port) (AR9331_MIB_COUNTER(_port) + 0x30) > +#define AR9331_PORT_MIB_rxmaxbyte(_port) (AR9331_MIB_COUNTER(_port) + 0x34) > +#define AR9331_PORT_MIB_rxtoolong(_port) (AR9331_MIB_COUNTER(_port) + 0x38) > + > +/* 64 bit counter */ > +#define AR9331_PORT_MIB_rxgoodbyte(_port) (AR9331_MIB_COUNTER(_port) + 0x3c) > + > +/* 64 bit counter */ > +#define AR9331_PORT_MIB_rxbadbyte(_port) (AR9331_MIB_COUNTER(_port) + 0x44) > + > +#define AR9331_PORT_MIB_rxoverflow(_port) (AR9331_MIB_COUNTER(_port) + 0x4c) > +#define AR9331_PORT_MIB_filtered(_port) (AR9331_MIB_COUNTER(_port) + 0x50) > +#define AR9331_PORT_MIB_txbroad(_port) (AR9331_MIB_COUNTER(_port) + 0x54) > +#define AR9331_PORT_MIB_txpause(_port) (AR9331_MIB_COUNTER(_port) + 0x58) > +#define AR9331_PORT_MIB_txmulti(_port) (AR9331_MIB_COUNTER(_port) + 0x5c) > +#define AR9331_PORT_MIB_txunderrun(_port) (AR9331_MIB_COUNTER(_port) + 0x60) > +#define AR9331_PORT_MIB_tx64byte(_port) (AR9331_MIB_COUNTER(_port) + 0x64) > +#define AR9331_PORT_MIB_tx128byte(_port) (AR9331_MIB_COUNTER(_port) + 0x68) > +#define AR9331_PORT_MIB_tx256byte(_port) (AR9331_MIB_COUNTER(_port) + 0x6c) > +#define AR9331_PORT_MIB_tx512byte(_port) (AR9331_MIB_COUNTER(_port) + 0x70) > +#define AR9331_PORT_MIB_tx1024byte(_port) (AR9331_MIB_COUNTER(_port) + 0x74) > +#define AR9331_PORT_MIB_tx1518byte(_port) (AR9331_MIB_COUNTER(_port) + 0x78) > +#define AR9331_PORT_MIB_txmaxbyte(_port) (AR9331_MIB_COUNTER(_port) + 0x7c) > +#define AR9331_PORT_MIB_txoversize(_port) (AR9331_MIB_COUNTER(_port) + 0x80) > + > +/* 64 bit counter */ > +#define AR9331_PORT_MIB_txbyte(_port) (AR9331_MIB_COUNTER(_port) + 0x84) > + > +#define AR9331_PORT_MIB_txcollision(_port) (AR9331_MIB_COUNTER(_port) + 0x8c) > +#define AR9331_PORT_MIB_txabortcol(_port) (AR9331_MIB_COUNTER(_port) + 0x90) > +#define AR9331_PORT_MIB_txmulticol(_port) (AR9331_MIB_COUNTER(_port) + 0x94) > +#define AR9331_PORT_MIB_txsinglecol(_port) (AR9331_MIB_COUNTER(_port) + 0x98) > +#define AR9331_PORT_MIB_txexcdefer(_port) (AR9331_MIB_COUNTER(_port) + 0x9c) > +#define AR9331_PORT_MIB_txdefer(_port) (AR9331_MIB_COUNTER(_port) + 0xa0) > +#define AR9331_PORT_MIB_txlatecol(_port) (AR9331_MIB_COUNTER(_port) + 0xa4) > + > /* Phy bypass mode > * ------------------------------------------------------------------------ > * Bit: | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |10 |11 |12 |13 |14 |15 | > @@ -154,6 +205,59 @@ > #define AR9331_SW_MDIO_POLL_SLEEP_US 1 > #define AR9331_SW_MDIO_POLL_TIMEOUT_US 20 > > +#define STATS_INTERVAL_JIFFIES (3 * HZ) > + > +struct ar9331_sw_stats { > + u64 rxbroad; > + u64 rxpause; > + u64 rxmulti; > + u64 rxfcserr; > + u64 rxalignerr; > + u64 rxrunt; > + u64 rxfragment; > + u64 rx64byte; > + u64 rx128byte; > + u64 rx256byte; > + u64 rx512byte; > + u64 rx1024byte; > + u64 rx1518byte; > + u64 rxmaxbyte; > + u64 rxtoolong; > + u64 rxgoodbyte; > + u64 rxbadbyte; > + u64 rxoverflow; > + u64 filtered; > + u64 txbroad; > + u64 txpause; > + u64 txmulti; > + u64 txunderrun; > + u64 tx64byte; > + u64 tx128byte; > + u64 tx256byte; > + u64 tx512byte; > + u64 tx1024byte; > + u64 tx1518byte; > + u64 txmaxbyte; > + u64 txoversize; > + u64 txbyte; > + u64 txcollision; > + u64 txabortcol; > + u64 txmulticol; > + u64 txsinglecol; > + u64 txexcdefer; > + u64 txdefer; > + u64 txlatecol; > +}; > + > +struct ar9331_sw_priv; > +struct ar9331_sw_port { > + int idx; > + struct ar9331_sw_priv *priv; > + struct delayed_work mib_read; > + struct ar9331_sw_stats stats; > + struct mutex lock; /* stats access */ > +}; > + > struct ar9331_sw_priv { > struct device *dev; > struct dsa_switch ds; > @@ -165,6 +269,7 @@ struct ar9331_sw_priv { > struct mii_bus *sbus; /* mdio slave */ > struct regmap *regmap; > struct reset_control *sw_reset; > + struct ar9331_sw_port port[AR9331_SW_PORTS]; > }; > > /* Warning: switch reset will reset last AR9331_SW_MDIO_PHY_MODE_PAGE request > @@ -424,6 +529,7 @@ static void ar9331_sw_phylink_mac_link_down(struct dsa_switch *ds, int port, > phy_interface_t interface) > { > struct ar9331_sw_priv *priv = (struct ar9331_sw_priv *)ds->priv; > + struct ar9331_sw_port *p = &priv->port[port]; > struct regmap *regmap = priv->regmap; > int ret; > > @@ -431,6 +537,8 @@ static void ar9331_sw_phylink_mac_link_down(struct dsa_switch *ds, int port, > AR9331_SW_PORT_STATUS_MAC_MASK, 0); > if (ret) > dev_err_ratelimited(priv->dev, "%s: %i\n", __func__, ret); > + > + cancel_delayed_work_sync(&p->mib_read); > } > > static void ar9331_sw_phylink_mac_link_up(struct dsa_switch *ds, int port, > @@ -441,10 +549,13 @@ static void ar9331_sw_phylink_mac_link_up(struct dsa_switch *ds, int port, > bool tx_pause, bool rx_pause) > { > struct ar9331_sw_priv *priv = (struct ar9331_sw_priv *)ds->priv; > + struct ar9331_sw_port *p = &priv->port[port]; > struct regmap *regmap = priv->regmap; > u32 val; > int ret; > > + schedule_delayed_work(&p->mib_read, 0); > + > val = AR9331_SW_PORT_STATUS_MAC_MASK; > switch (speed) { > case SPEED_1000: > @@ -477,6 +588,123 @@ static void ar9331_sw_phylink_mac_link_up(struct dsa_switch *ds, int port, > dev_err_ratelimited(priv->dev, "%s: %i\n", __func__, ret); > } > > +static u32 ar9331_stat_get_val(const struct ar9331_sw_priv *priv, u32 reg) > +{ > + u32 val; > + int ret; > + > + ret = regmap_read(priv->regmap, reg, &val); > + if (ret) { > + dev_err_ratelimited(priv->dev, "%s: %i\n", __func__, ret); > + return 0; > + } > + > + return val; > +} > + > +#define AR9331_READ_STATS(_port, _reg) \ > +{ \ > + const struct ar9331_sw_priv *priv = _port->priv; \ > + struct ar9331_sw_stats *s = &_port->stats; \ > + int idx = _port->idx; \ > +\ > + s->_reg += ar9331_stat_get_val(priv, AR9331_PORT_MIB_##_reg(idx)); \ > +} > + > +static void ar9331_read_stats(struct ar9331_sw_port *port) > +{ > + mutex_lock(&port->lock); > + > + AR9331_READ_STATS(port, rxbroad); > + AR9331_READ_STATS(port, rxpause); > + AR9331_READ_STATS(port, rxmulti); > + AR9331_READ_STATS(port, rxfcserr); > + AR9331_READ_STATS(port, rxalignerr); > + AR9331_READ_STATS(port, rxrunt); > + AR9331_READ_STATS(port, rxfragment); > + AR9331_READ_STATS(port, rx64byte); > + AR9331_READ_STATS(port, rx128byte); > + AR9331_READ_STATS(port, rx256byte); > + AR9331_READ_STATS(port, rx512byte); > + AR9331_READ_STATS(port, rx1024byte); > + AR9331_READ_STATS(port, rx1518byte); > + AR9331_READ_STATS(port, rxmaxbyte); > + AR9331_READ_STATS(port, rxtoolong); > + AR9331_READ_STATS(port, rxgoodbyte); > + AR9331_READ_STATS(port, rxbadbyte); > + AR9331_READ_STATS(port, rxoverflow); > + AR9331_READ_STATS(port, filtered); > + AR9331_READ_STATS(port, txbroad); > + AR9331_READ_STATS(port, txpause); > + AR9331_READ_STATS(port, txmulti); > + AR9331_READ_STATS(port, txunderrun); > + AR9331_READ_STATS(port, tx64byte); > + AR9331_READ_STATS(port, tx128byte); > + AR9331_READ_STATS(port, tx256byte); > + AR9331_READ_STATS(port, tx512byte); > + AR9331_READ_STATS(port, tx1024byte); > + AR9331_READ_STATS(port, tx1518byte); > + AR9331_READ_STATS(port, txmaxbyte); > + AR9331_READ_STATS(port, txoversize); > + AR9331_READ_STATS(port, txbyte); > + AR9331_READ_STATS(port, txcollision); > + AR9331_READ_STATS(port, txabortcol); > + AR9331_READ_STATS(port, txmulticol); > + AR9331_READ_STATS(port, txsinglecol); > + AR9331_READ_STATS(port, txexcdefer); > + AR9331_READ_STATS(port, txdefer); > + AR9331_READ_STATS(port, txlatecol); > + > + mutex_unlock(&port->lock); > +} > + > +static void ar9331_stats_update(struct ar9331_sw_port *port, > + struct rtnl_link_stats64 *stats) > +{ > + struct ar9331_sw_stats *s = &port->stats; > + > + stats->rx_packets = s->rxbroad + s->rxmulti + s->rx64byte + > + s->rx128byte + s->rx256byte + s->rx512byte + s->rx1024byte + > + s->rx1518byte + s->rxmaxbyte; > + stats->tx_packets = s->txbroad + s->txmulti + s->tx64byte + > + s->tx128byte + s->tx256byte + s->tx512byte + s->tx1024byte + > + s->tx1518byte + s->txmaxbyte; > + stats->rx_bytes = s->rxgoodbyte; > + stats->tx_bytes = s->txbyte; > + stats->rx_errors = s->rxfcserr + s->rxalignerr + s->rxrunt + > + s->rxfragment + s->rxoverflow; > + stats->tx_errors = s->txoversize; > + stats->multicast = s->rxmulti; > + stats->collisions = s->txcollision; > + stats->rx_length_errors = s->rxrunt + s->rxfragment + s->rxtoolong; > + stats->rx_crc_errors = s->rxfcserr + s->rxalignerr + s->rxfragment; > + stats->rx_frame_errors = s->rxalignerr; > + stats->rx_missed_errors = s->rxoverflow; > + stats->tx_aborted_errors = s->txabortcol; > + stats->tx_fifo_errors = s->txunderrun; > + stats->tx_window_errors = s->txlatecol; > + stats->rx_nohandler = s->filtered; Are all of these port->stats accesses always atomic? I'll need to do something similar in my xrs700x driver and want to make sure there doesn't need to be a lock between here and where they're updated in the delayed work. > +} > + > +static void ar9331_do_stats_poll(struct work_struct *work) > +{ > + struct ar9331_sw_port *port = container_of(work, struct ar9331_sw_port, > + mib_read.work); > + > + ar9331_read_stats(port); > + > + schedule_delayed_work(&port->mib_read, STATS_INTERVAL_JIFFIES); > +} > + > +static void ar9331_get_stats64(struct dsa_switch *ds, int port, > + struct rtnl_link_stats64 *s) > +{ > + struct ar9331_sw_priv *priv = (struct ar9331_sw_priv *)ds->priv; > + struct ar9331_sw_port *p = &priv->port[port]; > + > + ar9331_stats_update(p, s); > +} > + > static const struct dsa_switch_ops ar9331_sw_ops = { > .get_tag_protocol = ar9331_sw_get_tag_protocol, > .setup = ar9331_sw_setup, > @@ -485,6 +713,7 @@ static const struct dsa_switch_ops ar9331_sw_ops = { > .phylink_mac_config = ar9331_sw_phylink_mac_config, > .phylink_mac_link_down = ar9331_sw_phylink_mac_link_down, > .phylink_mac_link_up = ar9331_sw_phylink_mac_link_up, > + .get_stats64 = ar9331_get_stats64, > }; > > static irqreturn_t ar9331_sw_irq(int irq, void *data) > @@ -796,7 +1025,7 @@ static int ar9331_sw_probe(struct mdio_device *mdiodev) > { > struct ar9331_sw_priv *priv; > struct dsa_switch *ds; > - int ret; > + int ret, i; > > priv = devm_kzalloc(&mdiodev->dev, sizeof(*priv), GFP_KERNEL); > if (!priv) > @@ -831,6 +1060,15 @@ static int ar9331_sw_probe(struct mdio_device *mdiodev) > ds->ops = &priv->ops; > dev_set_drvdata(&mdiodev->dev, priv); > > + for (i = 0; i < ARRAY_SIZE(priv->port); i++) { > + struct ar9331_sw_port *port = &priv->port[i]; > + > + port->idx = i; > + port->priv = priv; > + mutex_init(&port->lock); > + INIT_DELAYED_WORK(&port->mib_read, ar9331_do_stats_poll); > + } > + > ret = dsa_register_switch(ds); > if (ret) > goto err_remove_irq; > @@ -846,6 +1084,13 @@ static int ar9331_sw_probe(struct mdio_device *mdiodev) > static void ar9331_sw_remove(struct mdio_device *mdiodev) > { > struct ar9331_sw_priv *priv = dev_get_drvdata(&mdiodev->dev); > + unsigned int i; > + > + for (i = 0; i < ARRAY_SIZE(priv->port); i++) { > + struct ar9331_sw_port *port = &priv->port[i]; > + > + cancel_delayed_work_sync(&port->mib_read); > + } > > irq_domain_remove(priv->irqdomain); > mdiobus_unregister(priv->mbus); > -- > 2.29.2 >