Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp4770422pxu; Thu, 10 Dec 2020 05:13:24 -0800 (PST) X-Google-Smtp-Source: ABdhPJzikASIbL0v++tc3bYJg+uIvF9Dem2BiSxB7c8KnlTgH6csCEso2E3/YvRJ6EX0L5vIrnGd X-Received: by 2002:a17:906:76cd:: with SMTP id q13mr5803762ejn.67.1607606004373; Thu, 10 Dec 2020 05:13:24 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1607606004; cv=none; d=google.com; s=arc-20160816; b=I1072L2D5pg9UuF7xB/qV6y6wi2EB0IYugy1Z/kPLM2DxzeaWhMuI8L56x/vmxfDpg zYFy4ec5qSTPlRpCmBZB1rNSovRahrQu/ypOWYjbkbWrq8v3YVbSrhkLtsBVbUr2oWIH 3V+EwUPmcIf2qwhPnYD+ANh5gAJ+As8BNbED+6exJTG5VGjtyatDU4ylqjxNtqx2Tko9 6kXD47QeB/wpGYcvDcuz2prO+AtZ4MmHoruy/wVQMggMvms83NEWA3p6tJGX1kAlNk3n 3pmJRReONeeBbGSNtsFHGPyKDWI9ta19HB7s7pnGj3OcauRDmxlXtlcnk/1AE4BpWZ76 UK4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=v8DeDg+aSnj9XDWh6SjoEmvU220d2QLKrD8S48HIXT4=; b=vFI2mLd9x0uhh0DMFHdz1stPANc+uHDkeUJs7RwC5GysmdNf0VCNPepZgwTZaFGtsy tZs35muOT0iFSAPbTCscwbdPiG5Ck8GiNy47ZRMduM8v8fZCleMM4I1eLARum8kcM1l0 P/UO3KX9BbwPHgHhfe8hGmX3kRhcV1S3nor1QbGmD4/vWRm7d5f0+HRh87iZhG+90Nqi H7cZ7aPrIvWXX2NQKnEUcvJlvQg/4FKvLKZkyAyVCH8f9OCqkqypshyG0vq5zLefVNER 7wjah1ELj+SxafKKE9habh3dxjjtzC/KnmZSMCic1zrQW+iy0cK7gwk4xrikISwQIGhm Ic5Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=X63AumFz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q7si2722236edt.86.2020.12.10.05.13.01; Thu, 10 Dec 2020 05:13:24 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=X63AumFz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389078AbgLJNKw (ORCPT + 99 others); Thu, 10 Dec 2020 08:10:52 -0500 Received: from fllv0015.ext.ti.com ([198.47.19.141]:39754 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388999AbgLJNKI (ORCPT ); Thu, 10 Dec 2020 08:10:08 -0500 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 0BAD8TQD060576; Thu, 10 Dec 2020 07:08:29 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1607605709; bh=v8DeDg+aSnj9XDWh6SjoEmvU220d2QLKrD8S48HIXT4=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=X63AumFzKo7DEDenEv1hNc68+rT9i7yeNC5wA2fYE6d9kSfbpMiz0bB9ilIG/I/0t jkHni3dCtn615zzulRMlBKuvcHTuQQBQZjkSAwbGr2d5K9Xc/VELHfji4F8DhXjzU8 vdDL252m/zRndxQ93JkbeptQG8fYgUMV/0UmDKfM= Received: from DFLE101.ent.ti.com (dfle101.ent.ti.com [10.64.6.22]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 0BAD8TWP118676 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 10 Dec 2020 07:08:29 -0600 Received: from DFLE106.ent.ti.com (10.64.6.27) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Thu, 10 Dec 2020 07:08:28 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Thu, 10 Dec 2020 07:08:28 -0600 Received: from a0393678-ssd.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 0BAD7ral098988; Thu, 10 Dec 2020 07:08:26 -0600 From: Kishon Vijay Abraham I To: Tero Kristo , Nishanth Menon , Rob Herring , Kishon Vijay Abraham I CC: , , Subject: [PATCH v2 6/6] arm64: dts: ti: k3-j7200-common-proc-board: Enable PCIe Date: Thu, 10 Dec 2020 18:37:47 +0530 Message-ID: <20201210130747.25436-7-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20201210130747.25436-1-kishon@ti.com> References: <20201210130747.25436-1-kishon@ti.com> MIME-Version: 1.0 Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org x2 lane PCIe slot in the common processor board is enabled and connected to j7200 SOM. Add PCIe DT node in common processor board to reflect the same. Signed-off-by: Kishon Vijay Abraham I --- .../boot/dts/ti/k3-j7200-common-proc-board.dts | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts index def98f563336..4a7182abccf5 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts @@ -6,6 +6,7 @@ /dts-v1/; #include "k3-j7200-som-p0.dtsi" +#include #include #include #include @@ -241,3 +242,17 @@ resets = <&serdes_wiz0 3>; }; }; + +&pcie1_rc { + reset-gpios = <&exp1 2 GPIO_ACTIVE_HIGH>; + phys = <&serdes0_pcie_link>; + phy-names = "pcie-phy"; + num-lanes = <2>; +}; + +&pcie1_ep { + phys = <&serdes0_pcie_link>; + phy-names = "pcie-phy"; + num-lanes = <2>; + status = "disabled"; +}; -- 2.17.1