Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp652415pxu; Fri, 11 Dec 2020 10:53:21 -0800 (PST) X-Google-Smtp-Source: ABdhPJzj6Ze5hUVdMT6zGZR6BJeFKPqc0A1JrfHJIiCe509ZhEKKo4vjIHNv35AgqXkc4GD6zY8n X-Received: by 2002:a17:906:30d2:: with SMTP id b18mr12150520ejb.109.1607712801163; Fri, 11 Dec 2020 10:53:21 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1607712801; cv=none; d=google.com; s=arc-20160816; b=lXQ1wxq9aNxU82Vz6P94VOvP1Scv0tgqBel3Xt/rpWGst+5e+0LSt/LYXk8oO171E7 i9+eaXBPGMNnG0I50XaGLPekq6OUp7CFb4mNVvjkt6Hmh3jzQuv+XpaOxSnYBoXUqkCX V0+J+nXaSu5axTazUy0UFLEOK/DLlbj045SszCg/YU5H25xZZLcS6wCXL3fY4JlQAAQ0 HsFroeWpHZSqjA1Ik1aarrfz4KzcH+rSUu62SplSOpt4XTBUL6ycS6amL2XJ+WwheJ/S rerFu49oB9k0Ir8N7ICxf2+TxG8Wnm4bA2PovptOcPPP70Cp0qUeWrfpioHbEoZCI5Lv 8Izw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=OdeajKJ0j5APS54go9aWji3Lx0upX2LRZePHgYW8yjo=; b=cGwODIyI3ML8br6lVqQDhzfzBMTQjOX33vBQ3PHR5Jf0hll9tK7snzSqnbyprSHwMx ah8NZROXcwjnWuY/Vr6aYn2/3IOvrCezWuCOYINfwa8cb+TDTbyEJHnF44UgwZmy74lL SydQr3HUKtzWG2cMQqJ/y8HCsI7jOp2KdXwKbOdEpA6wxpKFssUl9rLzPwcneeO42kLw 6nVZrE1UEv4AUYCFWqYofEhnBSmedvP2e87m0R7s82IDRmWMIFiz5rAT+OO4AtCbUZpf G16FBqRCSb0iMutm19m9Q/8ePBC8kI6+65/YNxUBr6UsnhuU25RImYTWFK3ZQp74PBIi ep0w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=VtjhTy5s; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id c12si4885214ejb.751.2020.12.11.10.52.57; Fri, 11 Dec 2020 10:53:21 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=VtjhTy5s; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2405095AbgLKRCg (ORCPT + 99 others); Fri, 11 Dec 2020 12:02:36 -0500 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:3607 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2392627AbgLKRC0 (ORCPT ); Fri, 11 Dec 2020 12:02:26 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Fri, 11 Dec 2020 09:01:32 -0800 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 11 Dec 2020 17:01:32 +0000 Received: from skomatineni-linux.nvidia.com (172.20.145.6) by mail.nvidia.com (172.20.187.13) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Fri, 11 Dec 2020 17:01:31 +0000 From: Sowjanya Komatineni To: , , , , CC: , , , , Subject: [PATCH v2 1/9] dt-bindings: clock: tegra: Add clock ID TEGRA210_CLK_QSPI_PM Date: Fri, 11 Dec 2020 09:01:18 -0800 Message-ID: <1607706088-1437-2-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1607706088-1437-1-git-send-email-skomatineni@nvidia.com> References: <1607706088-1437-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1607706092; bh=OdeajKJ0j5APS54go9aWji3Lx0upX2LRZePHgYW8yjo=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:X-NVConfidentiality:MIME-Version:Content-Type; b=VtjhTy5sBr+eLvDjPh/PJSXP8TNRWaXT2TggkBVIMF28cxsk5lOxHdAF56eISv/0M oiZaH6FPQsH9roiPTsCv2gBoniHKMEF1DSi1BDOH3aC+pdJrHZ+QuNsMdlyQzimkjs S2h8KcCYgVMYkAKndMMOBKGpXhe2icp3rOfmTiF96aSf9N600LCVlUJgFbAgh7a7Jw ZtySQK/afP5wfE5Msw5A2hbUgmSe2eMQMWA9w4OWzv/pXF9jO7J303zebsS8PF7yv/ a7LtXPCATg5Qex/5hpMgZ6y5GgVlE9NxhqRJio8eWlz5lrkRXYQTquIAtLFNclyXAH Q9ciBLN8pQDMw== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Tegra210 QSPI clock output has divider DIV2_SEL which will be enabled when using DDR interface mode. This patch adds clock ID for this to dt-binding. Signed-off-by: Sowjanya Komatineni --- include/dt-bindings/clock/tegra210-car.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/include/dt-bindings/clock/tegra210-car.h b/include/dt-bindings/clock/tegra210-car.h index ab8b8a7..9cfcc3b 100644 --- a/include/dt-bindings/clock/tegra210-car.h +++ b/include/dt-bindings/clock/tegra210-car.h @@ -307,7 +307,7 @@ #define TEGRA210_CLK_AUDIO4 275 #define TEGRA210_CLK_SPDIF 276 /* 277 */ -/* 278 */ +#define TEGRA210_CLK_QSPI_PM 278 /* 279 */ /* 280 */ #define TEGRA210_CLK_SOR0_LVDS 281 /* deprecated */ -- 2.7.4