Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp652848pxu; Fri, 11 Dec 2020 10:53:57 -0800 (PST) X-Google-Smtp-Source: ABdhPJw4w7IRmqAxBd0eOuASG+NBQQhRXf2Q0ieV3Qo487mcMfrnBnLzn1tAu7bZaD49sOtdeoth X-Received: by 2002:a17:906:7cc6:: with SMTP id h6mr11981969ejp.161.1607712837507; Fri, 11 Dec 2020 10:53:57 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1607712837; cv=none; d=google.com; s=arc-20160816; b=YtTDZe3Tzod9ZCVlcjQPi+7z4prgHV+OwOXLp6IlVwDyM9YzwJGGitE3QBBxlHPwP6 qEP703cxkTiPQB1IidE8UZu+tKV5HaLcQUid1z16u9EpoYE2Ud2y1gFX4Zs29hOVfZp7 ZLnQQtiq12ivyzSYkKt2Bm3Z6w0IyZFBMkiypbo6+bCL/eOl7yaGiOgT06WtysH8+sOA 4WQfNj70g+fdmD3RxpYFFVX6A0qwfmPWVex2X1p/t5/H4YtL/E1ycCH1eAM5Titi9eLX tasCt1Tzx/D7xryoS1w5Y023Ry0Os00M3+Lw5TPRSf6fzokU+wJQq468bHjs8scD1hlj KfhA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=R3/lpNx2FBCJJOEkaUuhQtltDaXz/t9G5rIg9EkHXfo=; b=LRDV8FwzM5dNHtgMD5AZbW+nUmS/UHdfxsFiiSdzDXwxP79FrDFhZEeT0VfwsYnx4g 69swKP/IZnWw5RnAwzYzAn0giNR06rhN69SVWySCzk5taFNGk5eY2dTLzoynvT4YJHiE yCVNOEMvo1m9yOwGMGoGxVqjuFs97KWbbDUJZAO0AE1N9t8QPqYINYPJuVVkRj7Lsc/m 07nRzru6DBq07c3NacXtf3LCytkVmElOzXYmaR2JeUEIlpluJV5en2XGbO5mUSo4oIpx mohMsmOkkZHZMUdrPF/E4mZL8mbiCX7Co2NdzEDvocg2yrr7vkJpYP88FO/VJxyjkX5S HXhA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=DFDQJc16; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j16si4818622ejm.301.2020.12.11.10.53.34; Fri, 11 Dec 2020 10:53:57 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=DFDQJc16; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2393393AbgLKRDj (ORCPT + 99 others); Fri, 11 Dec 2020 12:03:39 -0500 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:3775 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2393276AbgLKRDG (ORCPT ); Fri, 11 Dec 2020 12:03:06 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Fri, 11 Dec 2020 09:01:38 -0800 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 11 Dec 2020 17:01:37 +0000 Received: from skomatineni-linux.nvidia.com (172.20.145.6) by mail.nvidia.com (172.20.187.13) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Fri, 11 Dec 2020 17:01:37 +0000 From: Sowjanya Komatineni To: , , , , CC: , , , , Subject: [PATCH v2 8/9] arm64: tegra: Add QSPI nodes on Tegra194 Date: Fri, 11 Dec 2020 09:01:27 -0800 Message-ID: <1607706088-1437-11-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1607706088-1437-1-git-send-email-skomatineni@nvidia.com> References: <1607706088-1437-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1607706098; bh=R3/lpNx2FBCJJOEkaUuhQtltDaXz/t9G5rIg9EkHXfo=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:X-NVConfidentiality:MIME-Version:Content-Type; b=DFDQJc16X2hdV1REH8A7Bw7iss9+qDJrtBW71/oqtdYldMD+6kE7njjN3wWbQJZZ+ tjLIlj8qBZrhoZb2nLRLBH7GH9Q2yCc2QqL8BuZnW7bIEWS8ipKerxXI4ylCTFkwJd 35bnP4LCc3B36CCTXc4evH3Arkf9lfcXsF7O6Kc3cFIxP7QckGnsPrpenyTuFwVebQ RWmsZG8knXeLeOOPxZAi+AYJMJwBBTQ03hrTz1jpTxi4u7wEtPrRhYjuh2iNu0Afl5 LQLaxyhNgaShXdhAIL/SDDp0TPqVBncvg38UHZO70GcvWLOhhuMhf4tuReZIdD0h/k XRQJ3orHVu2vg== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Tegra194 has 2 QSPI controllers. This patch adds DT node for these 2 QSPI controllers. Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra194.dtsi | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi index 25f36d6..63ed788 100644 --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi @@ -609,6 +609,30 @@ status = "disabled"; }; + spi@3270000 { + compatible = "nvidia,tegra194-qspi"; + reg = <0x3270000 0x1000>; + interrupts = ; + clocks = <&bpmp TEGRA194_CLK_QSPI0>, + <&bpmp TEGRA194_CLK_QSPI0_PM>; + clock-names = "qspi", "qspi_out"; + resets = <&bpmp TEGRA194_RESET_QSPI0>; + reset-names = "qspi"; + status = "disabled"; + }; + + spi@3300000 { + compatible = "nvidia,tegra194-qspi"; + reg = <0x3300000 0x1000>; + interrupts = ; + clocks = <&bpmp TEGRA194_CLK_QSPI1>, + <&bpmp TEGRA194_CLK_QSPI1_PM>; + clock-names = "qspi", "qspi_out"; + resets = <&bpmp TEGRA194_RESET_QSPI1>; + reset-names = "qspi"; + status = "disabled"; + }; + pwm1: pwm@3280000 { compatible = "nvidia,tegra194-pwm", "nvidia,tegra186-pwm"; -- 2.7.4