Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp653484pxu; Fri, 11 Dec 2020 10:55:01 -0800 (PST) X-Google-Smtp-Source: ABdhPJyK5quqzGShA/nwxhp7YVSlduKHnHfxcyLBSLMfhITRR2OzS5x2kqYinZ7p0vIdUaQ1FD2o X-Received: by 2002:a50:d2d2:: with SMTP id q18mr13151399edg.346.1607712901165; Fri, 11 Dec 2020 10:55:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1607712901; cv=none; d=google.com; s=arc-20160816; b=IcQCKeHoBPiHjX7mGAhDFiEmfd7X2Pvm0zbmlJk+73HLI2s+0d8Ptmzk9QrV8Pt3ix zZeBqZccjFw+T+t6q174JxQ04CQGhNumxWS55LEap39uUXma2HVsM20yUYsyh5WuN8Qy JUGhzJI7xw+f+ELq/KI4ArmjZK1hpncJlgdbyLwudFADKZM4EecU/aDoNQ5Y85xNIo50 raAVEJnQQuNwiy6b/AOJ7LEIN3hGukNp9jwiKboFqm+/5OCezctlYj+oFZiC8McDPcpY zF29LGdc+RiTcQ5uW2RQvhU0Mdvr95ptZ0/BCGVFJVzGgHLeGP2DrPYQkSybVZCjfA50 kzYw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=dLZyD/aBfvEKW6lFi53KiLDsTnSc0dbBTCqhpZ4bRhM=; b=dYiPOxAvFVa2INFULy8rYKrTI4FiW7b3Yy2cNH1AlusD5G3u1ZIpomYcVcs+O5o318 YFhupLBic36m7fYxGxoN7iMKKdCU4Mnxu7hW+y5DMAOu5c+PqN7W1w/kul7LikxA4O0A 48W4QNkB1zand0c+BteTXf0q++NmshoNseC+4Zkv4M2Vg/29vxfS2fYXYMkMDd3lOPPj M2n0qOErcQjf+zKknP0TjoS53tus2CISMkxbBBoagNbYd1QDsnRgSZO1T5dJld5J5TND g57mB24hrBm9s64ikpCSUj7twbEvd8Opdb16YN0Y9TzIBeoSg0glTJxnY1eOuePKKh2P pT4w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=jaiKQqqp; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u8si4696682eje.57.2020.12.11.10.54.30; Fri, 11 Dec 2020 10:55:01 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=jaiKQqqp; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2393578AbgLKRDy (ORCPT + 99 others); Fri, 11 Dec 2020 12:03:54 -0500 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:5172 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2393251AbgLKRDG (ORCPT ); Fri, 11 Dec 2020 12:03:06 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Fri, 11 Dec 2020 09:01:37 -0800 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 11 Dec 2020 17:01:37 +0000 Received: from skomatineni-linux.nvidia.com (172.20.145.6) by mail.nvidia.com (172.20.187.13) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Fri, 11 Dec 2020 17:01:36 +0000 From: Sowjanya Komatineni To: , , , , CC: , , , , Subject: [PATCH v2 7/9] arm64: tegra: Enable QSPI on Jetson Nano Date: Fri, 11 Dec 2020 09:01:26 -0800 Message-ID: <1607706088-1437-10-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1607706088-1437-1-git-send-email-skomatineni@nvidia.com> References: <1607706088-1437-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1607706097; bh=dLZyD/aBfvEKW6lFi53KiLDsTnSc0dbBTCqhpZ4bRhM=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:X-NVConfidentiality:MIME-Version:Content-Type; b=jaiKQqqp2hXwte/mXQKjmBIVqB603HsqTgBNDLg7F7j/wjuXJpBrt1gxoRNbXvqVc dNtjJM0/FRhOCrTr2iCpjkiLLWtOJh/LcVEJUd70G7J+nZk9H3ZsD3O+FG+o7vDrT/ SDi7lH9Yhd0i9OMfiT2YFwoHDXXDYXG2JzBsGemuDnKcaH01vCJpEFPJaOFk66uKJa +wjsNaQZ+Tlu6yj9SZldb7YANlcv9XK26ODMA/jJJBEP/8WInZbAsp6cz/yKQaZUPK pk10fAiLPxUf91WMP1+7+wAhHUNQHESlsU1uxBtHVwCIOmVOM2BLqzYWXCDuBvx729 aV41Vl+SNk5Rg== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch enables QSPI on Jetson Nano. Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts | 12 ++++++++++++ arch/arm64/boot/dts/nvidia/tegra210.dtsi | 5 +++-- 2 files changed, 15 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts b/arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts index 6a877de..a1b4603 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts +++ b/arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts @@ -638,6 +638,18 @@ }; }; + spi@70410000 { + status = "okay"; + + flash@0 { + compatible = "spi-nor"; + reg = <0>; + spi-max-frequency = <104000000>; + spi-tx-bus-width = <2>; + spi-rx-bus-width = <2>; + }; + }; + clk32k_in: clock@0 { compatible = "fixed-clock"; clock-frequency = <32768>; diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index 4fbf8c1..998fa81 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -1536,8 +1536,9 @@ interrupts = ; #address-cells = <1>; #size-cells = <0>; - clocks = <&tegra_car TEGRA210_CLK_QSPI>; - clock-names = "qspi"; + clocks = <&tegra_car TEGRA210_CLK_QSPI>, + <&tegra_car TEGRA210_CLK_QSPI_PM>; + clock-names = "qspi", "qspi_out"; resets = <&tegra_car 211>; reset-names = "qspi"; dmas = <&apbdma 5>, <&apbdma 5>; -- 2.7.4