Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp1592266pxu; Sat, 12 Dec 2020 19:16:23 -0800 (PST) X-Google-Smtp-Source: ABdhPJxparuxg9yfzsx3izXCi2UmE/kytfpMc4sPo7tdJ5gRiNWQU65HbuUEENEQPPRlYtWUCTDF X-Received: by 2002:a17:906:410e:: with SMTP id j14mr17156055ejk.253.1607829383340; Sat, 12 Dec 2020 19:16:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1607829383; cv=none; d=google.com; s=arc-20160816; b=TmvYW23zrDXvBZauyySleBfN718rp4TlbA6E3jzHA/RyrF4GDcscm0VEEUwnLSNpmV ZDvDU9IurGmmsV9MtNCKZla36S0grdXyo/Of7BmvsiaLqR50/9QMaBq+SsnetzgY9kiE vPoGu1qf4BMddqZMgxuXUwLj15c4nAxpXNQ0cAnwKJbRnf3UIU+b7dhA/tHOuIeseeJS wiL8Ilzfo1bk5mM+OXW5dOEAnYbPoQa68m0S5cQFUpVp0vgLuFT7w0deXqcFxeoCeHxx AGTduKujKZjYaNjMGMg64CMcclQBAUtcS/ih6c2LTXtsJktrhic65k7qKlKsroFMo7kN x9QA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=dLZyD/aBfvEKW6lFi53KiLDsTnSc0dbBTCqhpZ4bRhM=; b=ouaJaEwR4ji2xxTFUJY/CEV+Q7ffpNHGOtHtBPl5PRbQoGbpYi4YGsJdj4kV68+yTB f1j+O1pqwzL4qEPaRgr+Mrb/++iGB+yGPd8V/qscFVWcbSiCy9aN8LJsZiU2Xo87gpkj avh4/6kkcrAopz24u/QVqT7NYKaTon0YvILxD8+7TumOQAZxQfKNBg1Hn2xAB6B0OKMD TZfed9fqiRbAn6vwo2vJgTt9gCmeWV64eyxIzgd+YmJZEq1UjvnqP63aeNF7bhVcv7DO e0pXfAQ/razJRN4VivFl6HMppcFPBUn2iQp0aJneIH+1ASU5SbXnmJxFoIN+IZKr1T3a uD4Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=g8IwmmXI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h4si7504572edj.405.2020.12.12.19.16.00; Sat, 12 Dec 2020 19:16:23 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=g8IwmmXI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2395315AbgLKVRf (ORCPT + 99 others); Fri, 11 Dec 2020 16:17:35 -0500 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:7539 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2391340AbgLKVQx (ORCPT ); Fri, 11 Dec 2020 16:16:53 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Fri, 11 Dec 2020 13:16:12 -0800 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 11 Dec 2020 21:16:11 +0000 Received: from skomatineni-linux.nvidia.com (172.20.145.6) by mail.nvidia.com (172.20.187.13) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Fri, 11 Dec 2020 21:16:11 +0000 From: Sowjanya Komatineni To: , , , , CC: , , , , , , , Subject: [PATCH v3 7/9] arm64: tegra: Enable QSPI on Jetson Nano Date: Fri, 11 Dec 2020 13:16:01 -0800 Message-ID: <1607721363-8879-8-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1607721363-8879-1-git-send-email-skomatineni@nvidia.com> References: <1607721363-8879-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1607721372; bh=dLZyD/aBfvEKW6lFi53KiLDsTnSc0dbBTCqhpZ4bRhM=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:X-NVConfidentiality:MIME-Version:Content-Type; b=g8IwmmXIV46Z/pwJPK4kD/itu55lo2qgtZx16BoTxALicZuoKYm2n4Fccl0b2VBof QGrPoMJzsWu1LFRYUfhwLHJc5uppAgStyGCsBXy/qZIch14zYotPzSuCqYcj3JW8FA Ic6CJ5BlZ2Za+b1lu0RCjiJZf9Ns+B6VqoQI2N/M/MW7VGlluawzO1nBVQkUGT5Ak4 NLQyhOBomOGSyjK48nNs2ChmKfQKgujU3v0d4BcLj9WVyRurz1tC41vfEKFh5CD6pm 0WLcyzqMSg22Tpc7ja5kfnbf2O0L2Vm8eU7qqN5N+NwOf18OQ6cRBroiQIwVJ4dA2Q UnPk4Axh89jvA== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch enables QSPI on Jetson Nano. Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts | 12 ++++++++++++ arch/arm64/boot/dts/nvidia/tegra210.dtsi | 5 +++-- 2 files changed, 15 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts b/arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts index 6a877de..a1b4603 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts +++ b/arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts @@ -638,6 +638,18 @@ }; }; + spi@70410000 { + status = "okay"; + + flash@0 { + compatible = "spi-nor"; + reg = <0>; + spi-max-frequency = <104000000>; + spi-tx-bus-width = <2>; + spi-rx-bus-width = <2>; + }; + }; + clk32k_in: clock@0 { compatible = "fixed-clock"; clock-frequency = <32768>; diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index 4fbf8c1..998fa81 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -1536,8 +1536,9 @@ interrupts = ; #address-cells = <1>; #size-cells = <0>; - clocks = <&tegra_car TEGRA210_CLK_QSPI>; - clock-names = "qspi"; + clocks = <&tegra_car TEGRA210_CLK_QSPI>, + <&tegra_car TEGRA210_CLK_QSPI_PM>; + clock-names = "qspi", "qspi_out"; resets = <&tegra_car 211>; reset-names = "qspi"; dmas = <&apbdma 5>, <&apbdma 5>; -- 2.7.4