Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp1592866pxu; Sat, 12 Dec 2020 19:18:13 -0800 (PST) X-Google-Smtp-Source: ABdhPJyXgZzvQ/ceeVmL836LxjGJ1eBmLQ7/uBa+rOoyQXOp2EYZ/w7ZOT4gxUH0sor1x3hBCTGV X-Received: by 2002:aa7:d919:: with SMTP id a25mr18456851edr.81.1607829493505; Sat, 12 Dec 2020 19:18:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1607829493; cv=none; d=google.com; s=arc-20160816; b=SD7IkFkdDeIG2+kdQoCpinai/xl0Eih5LLDA33f84q6+UQfZksPGM77rsEPNuKO7qW rcCv7pCQ3HuJw8A49eXX1wyXlpr4sRg4cEroNnHd82Nd+w4/9uwGfPoCEt7zf38LIhJg 5a4nZApglyrAzdA1PAzw9/A7QASbJXYqY4pJs3HA1SRDTj9lyxwzcb8UPFHAEc/9T4em CWmq9y+uMwSAOwlClwhhZh6HdkIy2wc/ZwQaYXD2Y4BysGxk+EsQauTeI3EXTe3pR4Tc ePuCBFk+ljg0hdOpA8qE/om19WJbTb68Rj+wmybt9ab9mqQG6j4H85El6bT8oQFE9z2c NzeQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=3YJOpsLNUJCKpNjK/mrgTh4DBxFB8pgGVCN4zJkrqCo=; b=R4PfVErSEDw5tr7FenOQPOPGEXQ0F1FKNsP3O8Dh7Ok9CQq2BqFZFivOmCWXu7Fp6r tN/rtUJhaBqyxtWgNJdz07NOxbrSE81+bhLdMS/tJsPKamKj3p/8JT/6zAsAfs99kbSd mhi5nczDZUTgMjQIif0Whl3nYLYNNdYsBY5z2psRO39tHSkesaEqjAhPc2oXxEnz8TZt 7AFZ12BrpvijPJHh0UWECGoERCEwinhkEFyfPFXSj3XFTF745NlASzGc0n96J8UeYsjt o6ywWCr59VkwGb+aeKlerS7x12rp466RbKUoVbRynOJXgfWXr2pBEJ+ReGfKp8E7PZAl Dy7g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="rc/A0kio"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bz24si2202663ejc.560.2020.12.12.19.17.51; Sat, 12 Dec 2020 19:18:13 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="rc/A0kio"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2404097AbgLKVRf (ORCPT + 99 others); Fri, 11 Dec 2020 16:17:35 -0500 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:7534 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2391482AbgLKVQx (ORCPT ); Fri, 11 Dec 2020 16:16:53 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Fri, 11 Dec 2020 13:16:12 -0800 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 11 Dec 2020 21:16:08 +0000 Received: from skomatineni-linux.nvidia.com (172.20.145.6) by mail.nvidia.com (172.20.187.13) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Fri, 11 Dec 2020 21:16:07 +0000 From: Sowjanya Komatineni To: , , , , CC: , , , , , , , Subject: [PATCH v3 2/9] dt-bindings: spi: Add Tegra Quad SPI device tree binding Date: Fri, 11 Dec 2020 13:15:56 -0800 Message-ID: <1607721363-8879-3-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1607721363-8879-1-git-send-email-skomatineni@nvidia.com> References: <1607721363-8879-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1607721372; bh=3YJOpsLNUJCKpNjK/mrgTh4DBxFB8pgGVCN4zJkrqCo=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:X-NVConfidentiality:MIME-Version:Content-Type; b=rc/A0kiobTyckvgnzinVqcUVQFCMj01WiPO0Co6HpCG77ccCaG2eHkns1O1mnC+FF bmc4mSoH8eFZbtZljaCXjXSZ+flK4VDTG40QxvwHHVy/tWHk0TY2EzL8Dz1ZLGPHN2 vwk7V4Ud8tyzgJEDYLl8TAFJBzkF0aUzpHFEszciRcwFgcTt27oBB0UZ+cyL0gdgdx sRjdOKJW5iTz/VI1FFVL/2TJR+KKFQI+M5riQWlFTVi8o6gHpObwGA9jAOQJuwIdvF j2yHY2w5LKS+ZxwsSZkwqhRerSrbb71kBBv8QMKDOXog3lWmv0RTkSnHjC2enaBkWz FWtf7V6RkAt8Q== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds YAML based device tree binding document for Tegra Quad SPI driver. Signed-off-by: Sowjanya Komatineni --- .../bindings/spi/nvidia,tegra210-quad.yaml | 130 +++++++++++++++++++++ 1 file changed, 130 insertions(+) create mode 100644 Documentation/devicetree/bindings/spi/nvidia,tegra210-quad.yaml diff --git a/Documentation/devicetree/bindings/spi/nvidia,tegra210-quad.yaml b/Documentation/devicetree/bindings/spi/nvidia,tegra210-quad.yaml new file mode 100644 index 0000000..0b5fea6 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/nvidia,tegra210-quad.yaml @@ -0,0 +1,130 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/nvidia,tegra210-quad.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Tegra Quad SPI Controller + +maintainers: + - Thierry Reding + - Jonathan Hunter + +properties: + compatible: + enum: + - nvidia,tegra210-qspi + - nvidia,tegra186-qspi + - nvidia,tegra194-qspi + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clock-names: + items: + - const: qspi + - const: qspi_out + + clocks: + maxItems: 2 + + resets: + maxItems: 1 + + dmas: + maxItems: 2 + + dma-names: + items: + - const: rx + - const: tx + +patternProperties: + "^.*@[0-9a-f]+": + type: object + + properties: + compatible: + description: + Compatible of the SPI device. + + reg: + maxItems: 1 + + spi-max-frequency: + $ref: /schemas/types.yaml#/definitions/uint32 + description: + Maximum Quad SPI clocking speed of the device in Hz. + + spi-rx-bus-width: + description: + Bus width to the Quad SPI bus used for read transfers. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [1, 2, 4] + + spi-tx-bus-width: + description: + Bus width to the Quad SPI bus used for write transfers. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [1, 2, 4] + + nvidia,tx-clk-tap-delay: + description: + Delays the clock going out to device with this tap value. + Tap value varies based on platform design trace lengths from Tegra + QSPI to corresponding slave device. + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0 + maximum: 31 + + nvidia,rx-clk-tap-delay: + description: + Delays the clock coming in from the device with this tap value. + Tap value varies based on platform design trace lengths from Tegra + QSPI to corresponding slave device. + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0 + maximum: 255 + + required: + - reg + +required: + - compatible + - reg + - interrupts + - clock-names + - clocks + - resets + +additionalProperties: true + +examples: + - | + #include + #include + #include + spi@70410000 { + compatible = "nvidia,tegra210-qspi"; + reg = <0x70410000 0x1000>; + interrupts = ; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&tegra_car TEGRA210_CLK_QSPI>, + <&tegra_car TEGRA210_CLK_QSPI_PM>; + clock-names = "qspi", "qspi_out"; + resets = <&tegra_car 211>; + dmas = <&apbdma 5>, <&apbdma 5>; + dma-names = "rx", "tx"; + + flash@0 { + compatible = "spi-nor"; + reg = <0>; + spi-max-frequency = <104000000>; + spi-tx-bus-width = <2>; + spi-rx-bus-width = <2>; + }; + }; -- 2.7.4