Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp1593473pxu; Sat, 12 Dec 2020 19:20:16 -0800 (PST) X-Google-Smtp-Source: ABdhPJxvRPO7FV5qFwLJmOONFcSmSOAZObDn1nadfr9M01+l4gLScV2fPY/99awPsJ4ucLWMJgOh X-Received: by 2002:a05:6402:308b:: with SMTP id de11mr18560885edb.205.1607829616497; Sat, 12 Dec 2020 19:20:16 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1607829616; cv=none; d=google.com; s=arc-20160816; b=mSKhJzxi6WPdkm5xJeMwKhfeKAPwAB4QFF3r29ys3A3CPSXwPFGeiZmFfwEjbLKJOh T5TDMcO9yk+hNuYmJH4VFwoqimMD32rM5YoY8KAGZL4hHKjVB0o29wWGgkNoS/DDa0KK pNkgM/tiq3IGwU7lFvV6RZbfAxmCkfrky88QRU2ofPE195e2HDup10ZclU/rnoFPLOWS VUyoFFF6kXQl3LpEXdApTHl9lAR8dsteBZM2h79DBuA2rbdQZtXdcDWCN4E8CzFjUjbH ZkpogCECUp0crS9nBixdpFs7Q3VsAA6bMw8YY/lU6N/KOFKLGw2jjGXgdN6W/mktiu+/ T6Pw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:message-id:date :subject:cc:to:from; bh=AOxHAQ0PR5eFzlhWQAdtwTvwlFeD7C1CGjXlEdHoVJA=; b=rFgWhesi0GjPvtYH0nJ05e4+y1TuojAd+PK0KsNHmGkxsVmyEDsu3ThWr8vWwL3w92 MaMoC//JcN0TLQa0zerr5ckqKsP+yypO5n1c37bQOAaZYwtUgasjeUNWJvoOChDXI/py I84vUVg3JO8EIfTKZWBntWkWSH7in3/Yq0wiseZDJXpyqvs66vSOfE8u89l7H2LlhTjk tfjpY7SEuITx47YMoixTlSdmx3qTdIKwwqIeaxkbCpdKh2EjuiSROobBCQL4yOlq50tk d6EmmdWDChrSpmgOFnCjkP5XoQO98ePim2puplIHDztolAcnNy3mMDBAOXmiOsN9rV06 sfpA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=AODVEh1n; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h4si7504572edj.405.2020.12.12.19.19.54; Sat, 12 Dec 2020 19:20:16 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=AODVEh1n; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2405578AbgLKVSo (ORCPT + 99 others); Fri, 11 Dec 2020 16:18:44 -0500 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:7528 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2390563AbgLKVQv (ORCPT ); Fri, 11 Dec 2020 16:16:51 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Fri, 11 Dec 2020 13:16:10 -0800 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 11 Dec 2020 21:16:06 +0000 Received: from skomatineni-linux.nvidia.com (172.20.145.6) by mail.nvidia.com (172.20.187.13) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Fri, 11 Dec 2020 21:16:06 +0000 From: Sowjanya Komatineni To: , , , , CC: , , , , , , , Subject: [PATCH v3 0/9] Add Tegra Quad SPI driver Date: Fri, 11 Dec 2020 13:15:54 -0800 Message-ID: <1607721363-8879-1-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1607721370; bh=AOxHAQ0PR5eFzlhWQAdtwTvwlFeD7C1CGjXlEdHoVJA=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:X-NVConfidentiality: MIME-Version:Content-Type; b=AODVEh1nc+ZUWML7TfijaCbi3fYcBEaE+0HMyIBPkXJVvt4s42G9xgYlGb9PLEhqP kEJu+03z3/q9bnmOdYULSwXbJfxFRpv9oDiWsHw4YosT58beqJYJ/Cgz//LIsCgoey OjczNRyGGA4uuijKa4T5WuhgoxD/3jltVzikLOzakO0M17bAw2uTBzI32Ly7heL7FD 4b9DQgNYU3oKJ7L0Z71SKcz957dZyXqVCMuabxAvZSHCyKIXurWL1S4Axj5nF7tGvb iq5LJeuhJGRVk2WbDGxPTqYGzQZN44zAUj/HZLbSVZ5SZ0MO8sa+il8KMN5e6wewLd 6XMuaMHrrR+TQ== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series adds Tegra210, Tegra186, and Tegra194 Quad SPI driver and enables Quad SPI on Jetson Nano and Jetson Xavier NX. QSPI controller is available on Tegra210, Tegra186 and Tegra194. Tegra186 and Tegra194 has additional feature of combined sequence mode where command, address and data can all be transferred in a single transfer. Combined sequence mode is useful with DMA mode transfer. This series does not have combined sequence mode feature as Tegra186/Tegra194 GPCDMA driver is not upstreamed yet. This series includes - dt-binding document - QSPI driver for Tegra210/Tegra186/Tegra194 - Enables QSPI on Jetson Nano and Jetson Xavier NX. Delta between patch versions: [v3]: v2 has some mixed patches sent out accidentally. v3 sends proper patches with fixes mentioned in v2. [v2]: below v1 feedback - Added SPI_MASTER_USES_HW_DUMMY_CYCLES flag for controllers supporting hardware dummy cycles and skips dummy bytes transfer from software for these controllers. - Updated dt-binding doc with tx/rx tap delay properties. - Added qspi_out clock to dt-binding doc which will be used later with ddr mode support. - All other v1 feedback on some cleanup. Sowjanya Komatineni (9): dt-bindings: clock: tegra: Add clock ID TEGRA210_CLK_QSPI_PM dt-bindings: spi: Add Tegra Quad SPI device tree binding MAINTAINERS: Add Tegra Quad SPI driver section spi: tegra210-quad: Add support for Tegra210 QSPI controller spi: spi-mem: Allow masters to transfer dummy cycles directly by hardware spi: tegra210-quad: Add support for hardware dummy cycles arm64: tegra: Enable QSPI on Jetson Nano arm64: tegra: Add QSPI nodes on Tegra194 arm64: tegra: Enable QSPI on Jetson Xavier NX .../bindings/spi/nvidia,tegra210-quad.yaml | 130 ++ MAINTAINERS | 8 + .../dts/nvidia/tegra194-p3509-0000+p3668-0000.dts | 12 + arch/arm64/boot/dts/nvidia/tegra194.dtsi | 24 + arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts | 12 + arch/arm64/boot/dts/nvidia/tegra210.dtsi | 5 +- drivers/spi/Kconfig | 9 + drivers/spi/Makefile | 1 + drivers/spi/spi-mem.c | 18 +- drivers/spi/spi-tegra210-quad.c | 1407 ++++++++++++++++++++ include/dt-bindings/clock/tegra210-car.h | 2 +- include/linux/spi/spi.h | 8 + 12 files changed, 1626 insertions(+), 10 deletions(-) create mode 100644 Documentation/devicetree/bindings/spi/nvidia,tegra210-quad.yaml create mode 100644 drivers/spi/spi-tegra210-quad.c -- 2.7.4