Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp905282pxu; Wed, 16 Dec 2020 18:52:03 -0800 (PST) X-Google-Smtp-Source: ABdhPJyW0i+yVYQC8puHWv6Yxz1JTCKbH+0ZENmtuLoBtNvgpH6DSUSqXR6XFlrzZzwzZi937KqK X-Received: by 2002:aa7:d7d2:: with SMTP id e18mr37470740eds.256.1608173523280; Wed, 16 Dec 2020 18:52:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1608173523; cv=none; d=google.com; s=arc-20160816; b=cwBgr6UHX516EhY9x8VrEzuDIFKUpL005qG827Dueeo2eGJobJ9ynY0W5aM+AJwi/k D0lSDMS5S+YMABZjsmdalk8rtkSntTP2xLFlGUaPIMe4UDIog1wRYTQdObDJdefhk7Gj fzd7l4oEntY7yc0wfTIa0c23Fy5Zpl6igon9TCQEDplmTj1+EbWoE3A838aTctKB+x19 Ex+QjhQ+JBRlKIaNFgMMlhr6pkzu/NIwXvKyW7owNgvac8Uq6UdVmQLyBKKZcmRJdALd GyEIUBngnuihSRSNBCLuhvRgHV3Sl2kMbKCVpYlCz5zK7U6IHSCg1S8EiaoMJZXK4O5N zUUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=oFU+AqXqC5jhha16HSZvSMfABk1W726YR/u2qboTCWw=; b=A2VOqxN49lBwH3t1G9v6slCN05e0wJIkk6Tx+MIoDFA56LMRDX31U3JR12cAYydycr EO2GC8npkP6n6XqvtOnAEgDKyzECwyUjlMZFUbO1uADJVei2X01O7d4t/DydG3JuAuya vO7rMb3JLLCtGsn2K/xoS0I2jq6KxiI6Pbz0M4REWX30X1iTAcM8XMKdzlxTQVOCnhxf aMRaaxjBEGoIO0AAudewGcp+nt8+rhYY/rNlGtYvS7SA5FfrPz0+/Lh0b2FpFXB1Y9Va lATCBYlh0QyazsuNXgpb/45MASQ2hkEEBoxD99TYhuzuuosLpAul3hHKiOkh2yEQ8QX1 Tvag== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v1si3524004edy.108.2020.12.16.18.51.40; Wed, 16 Dec 2020 18:52:03 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727095AbgLQCvi (ORCPT + 99 others); Wed, 16 Dec 2020 21:51:38 -0500 Received: from twspam01.aspeedtech.com ([211.20.114.71]:39758 "EHLO twspam01.aspeedtech.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727115AbgLQCvg (ORCPT ); Wed, 16 Dec 2020 21:51:36 -0500 Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 0BH2k1jh041831; Thu, 17 Dec 2020 10:46:01 +0800 (GMT-8) (envelope-from billy_tsai@aspeedtech.com) Received: from localhost.localdomain (192.168.10.9) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 17 Dec 2020 10:49:21 +0800 From: Billy Tsai To: , , , , , , , CC: Subject: [PATCH v3] driver: aspeed: g6: Fix PWMG0 pinctrl setting Date: Thu, 17 Dec 2020 10:49:12 +0800 Message-ID: <20201217024912.3198-1-billy_tsai@aspeedtech.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <1e823780-b1ef-42dd-bb60-321b4d482d31@www.fastmail.com> References: <1e823780-b1ef-42dd-bb60-321b4d482d31@www.fastmail.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [192.168.10.9] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 0BH2k1jh041831 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The SCU offset for signal PWM8 in group PWM8G0 is wrong, fix it from SCU414 to SCU4B4. Signed-off-by: Billy Tsai --- drivers/pinctrl/aspeed/pinctrl-aspeed-g6.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/pinctrl/aspeed/pinctrl-aspeed-g6.c b/drivers/pinctrl/aspeed/pinctrl-aspeed-g6.c index b673a44ffa3b..aa53e9d3489b 100644 --- a/drivers/pinctrl/aspeed/pinctrl-aspeed-g6.c +++ b/drivers/pinctrl/aspeed/pinctrl-aspeed-g6.c @@ -367,7 +367,7 @@ FUNC_GROUP_DECL(RMII4, F24, E23, E24, E25, C25, C24, B26, B25, B24); #define D22 40 SIG_EXPR_LIST_DECL_SESG(D22, SD1CLK, SD1, SIG_DESC_SET(SCU414, 8)); -SIG_EXPR_LIST_DECL_SEMG(D22, PWM8, PWM8G0, PWM8, SIG_DESC_SET(SCU414, 8)); +SIG_EXPR_LIST_DECL_SEMG(D22, PWM8, PWM8G0, PWM8, SIG_DESC_SET(SCU4B4, 8)); PIN_DECL_2(D22, GPIOF0, SD1CLK, PWM8); GROUP_DECL(PWM8G0, D22); -- 2.17.1