Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp1544728pxu; Thu, 17 Dec 2020 12:31:22 -0800 (PST) X-Google-Smtp-Source: ABdhPJzBB021rW/W3t7BoPZEfKDltbLnW3OZ54Q3O3xGIb0a1sDF+JUcihNE5qcjehTa0C/qshmA X-Received: by 2002:a17:906:7cc6:: with SMTP id h6mr755628ejp.161.1608237082712; Thu, 17 Dec 2020 12:31:22 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1608237082; cv=none; d=google.com; s=arc-20160816; b=J7Ccr/hS7pzt96l6PW22aDXx7wA4fs2FQM4i3gm9qitYXh+M42987PHZIP8u656yyq pV4xcy7ftqZ9cz21EEyn5uBnuG9SGVuevP73wcmuHVqNLloxXuiDi2GxZNpQGv5Dfbno jPmhcj4JFZB6YFWTDY1O0AHvIknde8q/QIMg2LmFbg6N9GgYKk2S2JIsMK4PFCz7GlzP VaovvtvLHjlQ8556FZei9Iyf+F3SdMIH3S+2TNjHxEuKrEqoLhnCiwF3axu1355zx62j ks37MU7cso0S4MRvYXiFcyLhq4y9a+AbITxmjX6/vq6/RIP+KbxOmF/JI8dWGj82GR4N btUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=/lSTqqTHqFE9roqfGoRxcE4iFCumGPCqs0O1t4Uo1Wk=; b=T6zPd2U8bHfi+gAf6Kkzggigoamc3FjZVyJWBzU8mwqnN84Bp815pVfrlqm4/2n/s5 uu48GzuHhwMr6p7YoWz7T3vpYvudfGy2daVKL4MAiNrG26xVaexctTTs4Q2ypYlGOu4n GPkXZHWKAOIi5jySZl0NSSgllVCIlPPXusDhTZ8PcUjfTiVxhRZMAscSOVZ9QAkZwocz 4IKBthCKgLxS655UH/vZswGAD8Y5dOJQtTQTXQWZH1kpBmHGkP/JBptRy3gKa8IKoWYy TUfwNIlEm7QYGR910vyN0gXn0h/hw/TicGrxZMABZo1dD378pCRqGkS/DO0BkWvO/BWP fD3A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=Ul96LBs1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j16si3212172ejm.301.2020.12.17.12.31.00; Thu, 17 Dec 2020 12:31:22 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=Ul96LBs1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731611AbgLQU3o (ORCPT + 99 others); Thu, 17 Dec 2020 15:29:44 -0500 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:8565 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731568AbgLQU3l (ORCPT ); Thu, 17 Dec 2020 15:29:41 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Thu, 17 Dec 2020 12:29:01 -0800 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 17 Dec 2020 20:28:58 +0000 Received: from skomatineni-linux.nvidia.com (172.20.145.6) by mail.nvidia.com (172.20.187.13) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Thu, 17 Dec 2020 20:28:57 +0000 From: Sowjanya Komatineni To: , , , , CC: , , , , , , , Subject: [PATCH v4 8/9] arm64: tegra: Add QSPI nodes on Tegra194 Date: Thu, 17 Dec 2020 12:28:46 -0800 Message-ID: <1608236927-28701-9-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1608236927-28701-1-git-send-email-skomatineni@nvidia.com> References: <1608236927-28701-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1608236941; bh=/lSTqqTHqFE9roqfGoRxcE4iFCumGPCqs0O1t4Uo1Wk=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:X-NVConfidentiality:MIME-Version:Content-Type; b=Ul96LBs1hlWKdZDZqgqc6WX/dAEAlZAeeCBf63YRRq3RRv1xC9pqRyLZhD3jlDVov +HQB6JsAMPTrM/kG7nezOdbRAoqp4ZpA1TfU/qg5mOWJdhlZkorYWh4BU77qXIADbI AWGKJHHMtZOPnXbrsDM3kFSnMlQQsWp1fv24rYRNQfjefnaNa4QGrnyOkTEg7tvgP4 MMcJnpcU2C6e6mFh4Dx7HIe4b9CQKM73nFD71V6FM+tsiExufYAnhiS5frGWWfhu1R RjWga/uKnnLOZ2rLVojzFfESzdXrvRWULj7u7/mHRwnnBAvHkw6xeq7GXcNIDQ9f1w kGUuJFslT+S2g== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Tegra194 has 2 QSPI controllers. This patch adds DT node for these 2 QSPI controllers. Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra194.dtsi | 28 ++++++++++++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi index 25f36d6..852980f 100644 --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi @@ -609,6 +609,34 @@ status = "disabled"; }; + spi@3270000 { + compatible = "nvidia,tegra194-qspi"; + reg = <0x3270000 0x1000>; + interrupts = ; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&bpmp TEGRA194_CLK_QSPI0>, + <&bpmp TEGRA194_CLK_QSPI0_PM>; + clock-names = "qspi", "qspi_out"; + resets = <&bpmp TEGRA194_RESET_QSPI0>; + reset-names = "qspi"; + status = "disabled"; + }; + + spi@3300000 { + compatible = "nvidia,tegra194-qspi"; + reg = <0x3300000 0x1000>; + interrupts = ; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&bpmp TEGRA194_CLK_QSPI1>, + <&bpmp TEGRA194_CLK_QSPI1_PM>; + clock-names = "qspi", "qspi_out"; + resets = <&bpmp TEGRA194_RESET_QSPI1>; + reset-names = "qspi"; + status = "disabled"; + }; + pwm1: pwm@3280000 { compatible = "nvidia,tegra194-pwm", "nvidia,tegra186-pwm"; -- 2.7.4