Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp4604566pxu; Mon, 21 Dec 2020 17:41:42 -0800 (PST) X-Google-Smtp-Source: ABdhPJxMXVkVzbiDwZfMYU5AvY8RppHN9qVyqvy8Zql5bixIUB+kSZEo4Lv/k2rgf0BWdvaTthjY X-Received: by 2002:a50:ce13:: with SMTP id y19mr18462580edi.241.1608601302351; Mon, 21 Dec 2020 17:41:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1608601302; cv=none; d=google.com; s=arc-20160816; b=B7JP8yNRQC8cOcqLTJiS4G+yKxQBs/uVXNBA/g4hYMKb01R5zsl3R/UJpTs6Va9pzO wfDdpo6FZJIzZCILZ5+7bVtXGtFeslMFXnu1cFCrmzDkYGdBJxeTpD69RRS1sSaWOSlb /TmSenJkYRVL83WVpECvcBg2MMwbLjVhGjrmGWrr1kSvMBEpjqoUYLFXmyLCQdv5R854 tV9J8oc7qIexF+Tyc2JC7lgoj3oUx0SeBNhLBy1WqH6tTORi6aB4GMl1ot9B9IYl0qIR Ls63Cq7tMg3pPH5rU6xI9fBlGCMMiLP3arQOhPUHdGO7/ZQbhnwvdmCkpMQ38NmP1SEl fvyw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=PXEDU/0vQMUWfkbJpWy6M7zcyTVl4oJJy41QYhJJwdA=; b=hx76ZkjNlApHfd6mjnI0KCg1/IWgvONtRNDzr9rPGySgOy6KaReiXlD7tbopjsT++h ZmDVLJtvJ9IVuqjmLwhrh0nE+YV5r30NvgooIwO+is4RwgLFumoTRKoxGG7+aarf0ZaF K2VOvIPVa06Wr6c198GaL5VOzLpsM3RmaGGmzf4Ha4GChFlbQ9GDKjd1FPo94n/XD2bV ELoCJ6J68WZP5HTUcFpP3z3xIh12iYbswTowWLvQzwcutmBrJxzG8hJjrq3VYbegMs3q s08kHPYF4p8Hdury4nbsjeRvNASZA6glDeBRubt2+VpWuRw7HGJgWM6desgS3MQkho8K Uq5A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b="iFRf/QXw"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v8si8548068ejq.369.2020.12.21.17.41.19; Mon, 21 Dec 2020 17:41:42 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b="iFRf/QXw"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725881AbgLVBkb (ORCPT + 99 others); Mon, 21 Dec 2020 20:40:31 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34542 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725780AbgLVBkb (ORCPT ); Mon, 21 Dec 2020 20:40:31 -0500 Received: from mail-io1-xd34.google.com (mail-io1-xd34.google.com [IPv6:2607:f8b0:4864:20::d34]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B8963C0613D6; Mon, 21 Dec 2020 17:39:50 -0800 (PST) Received: by mail-io1-xd34.google.com with SMTP id m23so10658173ioy.2; Mon, 21 Dec 2020 17:39:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=PXEDU/0vQMUWfkbJpWy6M7zcyTVl4oJJy41QYhJJwdA=; b=iFRf/QXwY67WxMUEwf4hXYjPlligvGNGoRpmSIameCAptSQILrj+o9WQkwAebF+RAI 37x26xV+Ua6NG/VI/KSeZFainCxnMHlQii+GdJhQlpY44eWSYPHUXbdIIC2uyuef/s4s 7ENHhMXKp7eC6Pve/iDYkWgTM9E68yBthy3FJeYoaJ73N1G07cUY1zUzXOhq16VwdtmZ kuNL0bZt8F4wCpNcDAYP/gGPBbqv0CdNYts+vs0fpLIZ1uuyGkEjl9MqSU3vMpAb9S00 Soo4b0sUvU19VavuM900K4VIPnyHUXFltJf2ubpSOfCXBnxrYzWNB/UqorQFBlNTyznP 7INA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=PXEDU/0vQMUWfkbJpWy6M7zcyTVl4oJJy41QYhJJwdA=; b=XuBg/9qlY/wpjt73QSXKP7yzY/I7VyVfV4P4ug/kSEl5VYDDz5g1y+HRt3y9wfVzz6 5bh67Aw/GBQ6eDhKyE3QkybDqe3fzE5AkVpWAp83xlsuHZz9QPYZnTk0CRRWkXYJMDlM xxJJMM16igAIjIz1EYwDZ2cV8hYh6c6zE89VGAYwYzK4DRAYZ26+ZCIJlGODK2zmTpOd YWmk37TeYNrrCel3kyvlZJwPToSKenQkunLYA2RPAGV/9bubeVH568VV8GO5Im5YatRE ng4Xaa5JhwVw6HyjMw1zxBo/k4tSPjRXJZAXrt8vuOH01WY7lzzBjY+g1ssKqfp4Z1DJ mxoQ== X-Gm-Message-State: AOAM532ii6DXf2qRrbX64VVRRZcZosatgc9qa/KTEY3XCXGalSQRJMvk tc7tC5l25tqxhwCfo/D4pvSHgrQW4HZcZOzLjDU= X-Received: by 2002:a6b:f401:: with SMTP id i1mr16213938iog.142.1608601189844; Mon, 21 Dec 2020 17:39:49 -0800 (PST) MIME-Version: 1.0 References: <20201213183759.223246-1-aford173@gmail.com> <20201213183759.223246-2-aford173@gmail.com> In-Reply-To: From: Adam Ford Date: Mon, 21 Dec 2020 19:39:38 -0600 Message-ID: Subject: Re: [PATCH 01/18] arm64: dts: renesas: beacon kit: Configure programmable clocks To: Geert Uytterhoeven Cc: Linux-Renesas , Adam Ford-BE , Magnus Damm , Rob Herring , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Linux Kernel Mailing List , Luca Ceresoli , Yoshihiro Shimoda Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Dec 18, 2020 at 7:16 AM Geert Uytterhoeven wrote: > > Hi Adam, > > CC Shimoda-san > > On Thu, Dec 17, 2020 at 12:52 PM Adam Ford wrote: > > On Thu, Dec 17, 2020 at 2:16 AM Geert Uytterhoeven wrote: > > > On Wed, Dec 16, 2020 at 6:03 PM Adam Ford wrote: > > > > On Wed, Dec 16, 2020 at 8:55 AM Geert Uytterhoeven wrote: > > > > > On Sun, Dec 13, 2020 at 7:38 PM Adam Ford wrote: > > > > > > When the board was added, clock drivers were being updated done at > > > > > > the same time to allow the versaclock driver to properly configure > > > > > > the modes. Unforutnately, the updates were not applied to the board > > > > > > > > > --- a/arch/arm64/boot/dts/renesas/beacon-renesom-baseboard.dtsi > > > > > > +++ b/arch/arm64/boot/dts/renesas/beacon-renesom-baseboard.dtsi > > > > > > @@ -5,6 +5,7 @@ > > > > > > > > > > > > #include > > > > > > #include > > > > > > +#include > > > > > > > > > > > > / { > > > > > > backlight_lvds: backlight-lvds { > > > > > > @@ -294,12 +295,12 @@ &du_out_rgb { > > > > > > &ehci0 { > > > > > > dr_mode = "otg"; > > > > > > status = "okay"; > > > > > > - clocks = <&cpg CPG_MOD 703>, <&cpg CPG_MOD 704>; > > > > > > + clocks = <&cpg CPG_MOD 703>, <&cpg CPG_MOD 704>, <&versaclock5 3>; > > > > > > > > > > Why this change? You said before you don't need this > > > > > https://lore.kernel.org/linux-renesas-soc/CAHCN7xJWbP16SA-Ok-5syNnqOZAt8OFJo2_rtg5VrNVsN2-eiQ@mail.gmail.com/ > > > > > > > > > > > > > I had talked with the hardware guys about buy pre-programmed > > > > versaclock chips which would have been pre-configured and pre-enabled. > > > > I thought it was going to happen, but it didn't, so we need the > > > > versaclock driver to enable the reference clock for the USB > > > > controllers, ethernet controller and audio clocks. Previously we were > > > > manually configuring it or it was coincidentally working. Ideally, > > > > we'd have the clock system intentionally enable/disable the clocks > > > > when drivers are loaded/unloaded for for power management reasons. > > > > > > Can you tell me how exactly the Versaclock outputs are wired? > > > > The SoC is expecting a fixed external 50 MHz clock connected to > > USB_EXTAL. Instead of a fixed clock, we're using the Versaclock. > > We're also using the Versaclock to drive the AVB TXCRefClk, > > du_dotclkiun0 and du_dotclkin2 (also also called du_dotclkin3 on > > RZ/G2N) instead of fixed clocks. > > > > > E.g. for USB, the bindings don't say anything about a third clock input, > > > so I'd like to know where that clock is fed into USB. > > > > The way the driver is crafted, it can take in multiple clocks and it > > goes through a list to enable them all, so I added the versaclock to > > the array. Without the versaclock reference, the clock doesn't get > > turned on and the USB fails to operate. > > According to the Hardware User's Manual, USBL_EXTAL is used for USB3.0, > while you added the clock references to the EHCI nodes. > Are you sure EHCI is failing without this? > > Still, it means we need to extend the bindings/driver for > renesas,rcar-gen3-xhci to handle USB_EXTAL. After investigating this, it looks like the USB_EXTAL is already referenced from the device tree and it's referenced by the USB3 Phy. The SoC calls it usb_extal_clk. Since the phy driver is calling devm_clk_get() it looks like i could just redefine the clocks of usb3_phy0 to point to the versaclock instead of usb_extal_clk. The other option is to use a similar method I proposed for the audio reference clock and redefine the usb_extal_clk as a fixed fixed-factor-clock. Do you have a preference as to which direction I go? > > > The DU clocks are also expecting an array, so I added the versaclock > > to that array as well. > > For DU, the clock inputs are clearly defined in the bindings. > > > It's similar to the rationale that I'm trying to add the option clock > > for the AVB TXC_Ref clock on the other path. We're using the > > versaclock there as well. The difference is that in the case of the > > AVB_TXCRefClk, the driver isn't expecting an array of clocks, it's > > only expecting a single clock. In order to enable the additional > > clock, I started the patch to accept the optional clock for the > > TXCRefClk in order to get the clock system to enable the clock. > > Sure. > > > Because the Versaclock isn't programmed to automatically start, they > > need the consumers of the clock to request and enable them. > > > > I admit that I'll probably need to update the bindings to add the > > extra clocks as optional, so if you want, I can submit additional > > patches to add these optional clocks to their respective bindings. > > Thanks! > > Gr{oetje,eeting}s, > > Geert > > -- > Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org > > In personal conversations with technical people, I call myself a hacker. But > when I'm talking to journalists I just say "programmer" or something like that. > -- Linus Torvalds