Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp4652066pxu; Mon, 21 Dec 2020 19:21:01 -0800 (PST) X-Google-Smtp-Source: ABdhPJwdVyofI4PtgNAbkCJp73Sg5fxyJg+7Gu70OyTBlrWgyF2ugY8SSEJRGTiDvfxh1WxLgbsW X-Received: by 2002:a50:ee97:: with SMTP id f23mr17927352edr.311.1608607261421; Mon, 21 Dec 2020 19:21:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1608607261; cv=none; d=google.com; s=arc-20160816; b=sbAUkHMS/nL1ZDEEToJir+vy8J4xZ93zt1JMvCW947HzK+a41i1G0XQtPG4Z6F9tET 5cggoTfVU/Tgq/YuwsFhEXMzm8gPtqEL56ucOGt8BG2LR/msKLmvqHv5X9gLcUTwSKvj uQ5gq5nEDdWste57hHfCR4WgWW4suvUe4UZ5f9AYTjq5jUfqJhJ9CyCjPDIf66Abtnz2 SUM5cGsv09+knRslDW9H9UyscKqgFUkWMacJfCCQOKuYjgk5z+rAdnvW0+Bj7+L+USKZ XYhGetdo0Wqyib+KKAIiXjJASGCvCzz3ZJj9FH16ak4W7az9JVBOlM8Ny50/iWq1owx3 P8BA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:to:from:cc:in-reply-to:subject:date:dkim-signature; bh=UrETX7+k+oMxj1ADA1makxBY/fYwC199e2h31jHKq8Y=; b=M9LDXZdsnQydulGf0CsV9WFG2mqk5f6hD0xEcGLc9ljHKZG/XP8FJoTEAr6Uj3/xop pcl8qHmvFU99C9uGoMZ4DEXzFXUy8ynJpHSEMuu+YzaH+ag5qqVEKxzwfpf08SRHRBrF 0t1Mi2AW/e2O5lRi2qnj0Z9a3eXaZ0HjyLczBkl7Q1NziUw3FNgcOXYCrYDRyOHTbS1S sOW8R+BoHyiKvCQi3T9u4G8NFub+VzR+q7yFYHkDnXx41LaQNy/1UOnZaDZ3o6+XHH+v 3OxMwwYcCnd7IWph0sh1e72UR/rrRk3fzn1rZB3CDXZEBU4nqqr5KlO1DF1Z9+UbcUUR fqwA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@dabbelt-com.20150623.gappssmtp.com header.s=20150623 header.b=KzasxadS; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ck16si11484625edb.36.2020.12.21.19.20.38; Mon, 21 Dec 2020 19:21:01 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@dabbelt-com.20150623.gappssmtp.com header.s=20150623 header.b=KzasxadS; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725899AbgLVDUJ (ORCPT + 99 others); Mon, 21 Dec 2020 22:20:09 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49812 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725780AbgLVDUJ (ORCPT ); Mon, 21 Dec 2020 22:20:09 -0500 Received: from mail-pg1-x534.google.com (mail-pg1-x534.google.com [IPv6:2607:f8b0:4864:20::534]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EB9A9C0613D6 for ; Mon, 21 Dec 2020 19:19:28 -0800 (PST) Received: by mail-pg1-x534.google.com with SMTP id n25so2000579pgb.0 for ; Mon, 21 Dec 2020 19:19:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=dabbelt-com.20150623.gappssmtp.com; s=20150623; h=date:subject:in-reply-to:cc:from:to:message-id:mime-version :content-transfer-encoding; bh=UrETX7+k+oMxj1ADA1makxBY/fYwC199e2h31jHKq8Y=; b=KzasxadSxuqu/PLzZSZMPjy96lKqpfxlIHGEgXKjyvGOEm+d1vBR8jgf8hcG9rNYbG plpPQiiRh0x3aapu4u2TeYrHNsIhCv8e+WQ11hOIllsbmiuNIxqy6jx4zqpA2MXgmZUy qLJwXzkxuxGTdqr2UGktmW+g9GPK/Ja4keSCMbEt+u5HWUKf6GBlAWwP+tYBDJoqRm7V rcNU0jRSOzx1qjx2sl6LjFdUyREtXuPMYrHb6EUIBr8tBFKhWoc+3ukKcusoljLn1qvr 0+ZSzVEd+V1GjSyWuYKdagoDv7BTbeDJw02ZiMhfUDdsRf3S1JJkR25HKIejDt1SjOZe 6jMw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:subject:in-reply-to:cc:from:to:message-id :mime-version:content-transfer-encoding; bh=UrETX7+k+oMxj1ADA1makxBY/fYwC199e2h31jHKq8Y=; b=jm0UgH3bMOeL5TJkBMrOqPtLy/i1J3M45hwXSu29yNIN5defZ/jXwRrrbPNakLDiOA TTtrScPVB1kWGR1viGhXhbaTPyH9xRKAyM7dapB5dOUh6jo0bAcd1j65n60HqoD8cCbB 8Jnh5BbwyAGP0hhzDN1K+6fnvV0JEkn5joJzKNckiJlAnDIi9GCwRvVBy493sckHmPY7 sJB/RTmoO0vPGNqZmUbGTXY1WJWYDfzc8o3fWE+TwBIILGgCfIP9Xg8AYcE2o7YtVifK 8I+EaVQ+nEC7AuUJfFT3t5Xx7t4Q3Jl5i+8iPKqysuRqYHGFLAW+tPZVFRflXMohA2pC 9K8g== X-Gm-Message-State: AOAM532VC20loTJNWXkVjhV5v3ylQakBUIBNCfAZm0K41SI4YsIehSno EvqBQmll5OM2CG9RzD1jCOblVh3BbI59BrlR X-Received: by 2002:a63:445a:: with SMTP id t26mr17871098pgk.402.1608607168059; Mon, 21 Dec 2020 19:19:28 -0800 (PST) Received: from localhost (76-210-143-223.lightspeed.sntcca.sbcglobal.net. [76.210.143.223]) by smtp.gmail.com with ESMTPSA id a29sm18424156pfr.73.2020.12.21.19.19.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Dec 2020 19:19:27 -0800 (PST) Date: Mon, 21 Dec 2020 19:19:27 -0800 (PST) X-Google-Original-Date: Mon, 21 Dec 2020 19:19:25 PST (-0800) Subject: Re: [PATCH v3 0/5] Add Microchip PolarFire Soc Support In-Reply-To: <20201204085835.2406541-1-atish.patra@wdc.com> CC: linux-kernel@vger.kernel.org, Atish Patra , aou@eecs.berkeley.edu, Alistair Francis , Anup Patel , bin.meng@windriver.com, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, Paul Walmsley , robh+dt@kernel.org, Ivan.Griffin@microchip.com, Cyril.Jean@microchip.com, daire.mcnamara@microchip.com, Conor.Dooley@microchip.com From: Palmer Dabbelt To: Atish Patra Message-ID: Mime-Version: 1.0 (MHng) Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 04 Dec 2020 00:58:30 PST (-0800), Atish Patra wrote: > This series adds minimal support for Microchip Polar Fire Soc Icicle kit. > It is rebased on v5.10-rc6 and depends on clock support. > Only MMC and ethernet drivers are enabled via this series. > The idea here is to add the foundational patches so that other drivers > can be added to on top of this. The device tree may change based on > feedback on bindings of individual driver support patches. > > This series has been tested on Qemu and Polar Fire Soc Icicle kit. > The following qemu series is necessary to test it on Qemu. > > The series can also be found at. > https://github.com/atishp04/linux/tree/polarfire_support_upstream_v3 > > I noticed the latest version of mmc driver[2] hangs on the board with > the latest clock driver. That's why, I have tested with the old clock > driver available in the above github repo. IIRC the previous version was an RFC, but this is a PATCH. I'd be generally happy to take it on for-next, but I don't want to merge something that doesn't boot and that I don't have any way to fix (I don't have one of the boards yet). > [1] https://lists.nongnu.org/archive/html/qemu-devel/2020-10/msg08582.html > [2] https://www.spinics.net/lists/devicetree/msg383626.html > > Changes from v2->v3: > 1. Fixed a typo in dt binding. > 2. Included MAINTAINERS entry for PolarFire SoC. > 3. Improved the dts file by using lowercase clock names and keeping phy > details in board specific dts file. > > Changes from v1->v2: > 1. Modified the DT to match the device tree in U-Boot. > 2. Added both eMMC & SDcard entries in DT. However, SD card is only enabled > as it allows larger storage option for linux distros. > > Atish Patra (4): > RISC-V: Add Microchip PolarFire SoC kconfig option > dt-bindings: riscv: microchip: Add YAML documentation for the > PolarFire SoC > RISC-V: Initial DTS for Microchip ICICLE board > RISC-V: Enable Microchip PolarFire ICICLE SoC > > Conor Dooley (1): > MAINTAINERS: add microchip polarfire soc support > > .../devicetree/bindings/riscv/microchip.yaml | 28 ++ > MAINTAINERS | 8 + > arch/riscv/Kconfig.socs | 7 + > arch/riscv/boot/dts/Makefile | 1 + > arch/riscv/boot/dts/microchip/Makefile | 2 + > .../microchip/microchip-mpfs-icicle-kit.dts | 72 ++++ > .../boot/dts/microchip/microchip-mpfs.dtsi | 331 ++++++++++++++++++ > arch/riscv/configs/defconfig | 4 + > 8 files changed, 453 insertions(+) > create mode 100644 Documentation/devicetree/bindings/riscv/microchip.yaml > create mode 100644 arch/riscv/boot/dts/microchip/Makefile > create mode 100644 arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts > create mode 100644 arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi