Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp6027505pxu; Wed, 23 Dec 2020 11:20:33 -0800 (PST) X-Google-Smtp-Source: ABdhPJyg7KsFwBavxF4tIbWn8DwQlrxolBsDmUOmW91Ie7jO0rgfkbdlAXJJwVACpILm7E1XejK1 X-Received: by 2002:a17:906:934c:: with SMTP id p12mr25733166ejw.361.1608751233420; Wed, 23 Dec 2020 11:20:33 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1608751233; cv=none; d=google.com; s=arc-20160816; b=gNM4dFCPwoo2dG4QxFBPknv9fXQvshHSggpe720YlUt7aWmXL2KCpdEy0AzXD/xdlR zDdFN1Mm6fBmbgNuwXoV4cKzW9Wz50kBd7RsfgY/Y9/reQPGtDsA1qi+vAsP7zmiY3If ekLbeaw7hhPLKUbl1pCLmXCB4mOW+J+x+NGTeqLD2RLHHCRmE95fkzCNfgiSGsx2XI6T 1puqRGGLjbPQ+bPq8bbVCmWwCPjazsw1GbKv8gW+m+X/xW9s7maz9kAZ0ytwB+ZNPR5H gpBtcw1birJV0PoqYaOqrN0YAMksqk+9JJrbtbGt0ScCAHhdv4/2jKnYS89DTslFRrW1 KQtQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=jQDHwm8Q1G8tzmRwRpzQML3DFcNr08btuCeAhlW/y4M=; b=zANGSAikEb3ZHI7i54XQpknjA3IhG231uZ5oMFCSdXGM3a8IDj+b9mLN486Ygqig9E 8tkAgZc45JPdjpUw1SMOIQQWZYSPLbKvHyJZkG8bpcatwsEIvh6PfVWGGrOpwKY14qZ/ sQLVyT9AVjFJ8VgIvdpnunB7YImxx0CDjBW8OJLZPbtNjnu8XvfPjWxEvx/cz1OANxWy ConizxRivN+cF/j9z+uPgbRzgyznKUewN+dWhvTIpKBaNUTH0qC3ich+E1tmyFkxH9Rm zU6M7Ugnd/7AcQeGKCeyS4kdOg46lf4XSdfmJ/74lf5xjpWsg74XxUcUxZLZkZBtde3L rtHg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=D8WmdU9c; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i3si12094190ejk.273.2020.12.23.11.20.11; Wed, 23 Dec 2020 11:20:33 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=D8WmdU9c; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728530AbgLWTS0 (ORCPT + 99 others); Wed, 23 Dec 2020 14:18:26 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50962 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728176AbgLWTSZ (ORCPT ); Wed, 23 Dec 2020 14:18:25 -0500 Received: from mail-pg1-x533.google.com (mail-pg1-x533.google.com [IPv6:2607:f8b0:4864:20::533]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 67041C06179C for ; Wed, 23 Dec 2020 11:17:45 -0800 (PST) Received: by mail-pg1-x533.google.com with SMTP id w5so198945pgj.3 for ; Wed, 23 Dec 2020 11:17:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=jQDHwm8Q1G8tzmRwRpzQML3DFcNr08btuCeAhlW/y4M=; b=D8WmdU9cZxnOdTUI4YYJHZFP+kB5qPcGMDn/rwM9iETsxFB801Udz53DPGhvnfjhPu /2lt7XoaM4L+wmUtMw/j+io+GwM3RlfuAPb7gJ4Z6iDqQXmJbPZwzHScM1ct1dhuC/s9 Qv6cONVQ1urwGxeO8PjpuPsnzT5lZLbXe20io= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=jQDHwm8Q1G8tzmRwRpzQML3DFcNr08btuCeAhlW/y4M=; b=aM8Tv6w7WiCnoaVqMmlg83MehMKJ8rHTVWthcrn/nRqW1KAYLawJD/l0q/JDZgg2W3 eIw2oUjMMuu8PDTyAm2ECqJZr6n3Uqfh0VotGBoEiDB2A22EfV6N8OD1Hl9PL3ytCL7I jQdKgN631g1DoNPHGlrg3s29CUdoOr5vyrAftbP488iE9uCTBS9OcgQkoQAoJFIc1Xh3 mTo7bc5l6UJEEFrrH8xokWNpOy18IBS4EHv28+NrLtsenr127O7m2uRoAlPaitj/dk4a MUu+LW24anqpLL3KwzpEqsgbfLJQcgdLMplcX1p2oQJ5h1+l69P25pQZfVjnW/RW6rj/ 7aDA== X-Gm-Message-State: AOAM532TXVqy4NZl7Mg7i8g0i1uZc50i2+GTieXoDqMpplC02GBn32B5 hP75HnB1oCKMxu9RXageT3rWPw== X-Received: by 2002:a65:6116:: with SMTP id z22mr23233285pgu.264.1608751065006; Wed, 23 Dec 2020 11:17:45 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a884:29f0:6e54:608c:e1b9]) by smtp.gmail.com with ESMTPSA id i2sm397640pjd.21.2020.12.23.11.17.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Dec 2020 11:17:44 -0800 (PST) From: Jagan Teki To: Maxime Coquelin , Alexandre Torgue , Rob Herring Cc: devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-amarula@amarulasolutions.com, Jagan Teki , Matteo Lisi , Francesco Utel , Mirko Ardinghi Subject: [PATCH 5/5] ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 7" OF Date: Thu, 24 Dec 2020 00:44:02 +0530 Message-Id: <20201223191402.378560-6-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201223191402.378560-1-jagan@amarulasolutions.com> References: <20201223191402.378560-1-jagan@amarulasolutions.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 7" OF is a capacitive touch 7" Open Frame panel solutions with - 7" AUO B101AW03 LVDS panel - EDT, FT5526 Touch MicroGEA STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. MicroDev 2.0 is a general purpose miniature carrier board with CAN, LTE and LVDS panel interfaces. MicroGEA STM32MP1 needs to mount on top of MicroDev 2.0 board with pluged 7" OF for creating complete MicroGEA STM32MP1 MicroDev 2.0 7" Open Frame Solution board. Add support for it. Signed-off-by: Matteo Lisi Signed-off-by: Francesco Utel Signed-off-by: Mirko Ardinghi Signed-off-by: Jagan Teki --- arch/arm/boot/dts/Makefile | 1 + ...157a-microgea-stm32mp1-microdev2.0-of7.dts | 120 ++++++++++++++++++ 2 files changed, 121 insertions(+) create mode 100644 arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index b4a9cd071f99..1332622a3f9f 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -1072,6 +1072,7 @@ dtb-$(CONFIG_ARCH_STM32) += \ stm32mp157a-dk1.dtb \ stm32mp157a-iot-box.dtb \ stm32mp157a-microgea-stm32mp1-microdev2.0.dtb \ + stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dtb \ stm32mp157a-stinger96.dtb \ stm32mp157c-dhcom-pdk2.dtb \ stm32mp157c-dhcom-picoitx.dtb \ diff --git a/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts b/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts new file mode 100644 index 000000000000..b96e683072e2 --- /dev/null +++ b/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts @@ -0,0 +1,120 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/dts-v1/; +#include "stm32mp157.dtsi" +#include "stm32mp157a-engicam-microdev2.0.dtsi" +#include "stm32mp157a-microgea-stm32mp1.dtsi" + +/ { + model = "Engicam MicroGEA STM32MP1 MicroDev 2.0 7\" Open Frame"; + compatible = "engicam,microgea-stm32mp1-microdev2.0-of7", + "engicam,microgea-stm32mp1", "st,stm32mp157"; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + backlight: backlight { + compatible = "gpio-backlight"; + gpios = <&gpiod 13 GPIO_ACTIVE_HIGH>; + default-on; + }; + + lcd_3v3: regulator-lcd-3v3 { + compatible = "regulator-fixed"; + regulator-name = "lcd_3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpiof 10 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + power-supply = <&panel_pwr>; + }; + + panel_pwr: regulator-panel-pwr { + compatible = "regulator-fixed"; + regulator-name = "panel_pwr"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpiob 10 GPIO_ACTIVE_HIGH>; + regulator-always-on; + }; + + panel { + compatible = "auo,b101aw03"; + backlight = <&backlight>; + enable-gpios = <&gpiof 2 GPIO_ACTIVE_HIGH>; + power-supply = <&lcd_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <<dc_ep0_out>; + }; + }; + }; +}; + +&i2c2 { + i2c-scl-falling-time-ns = <20>; + i2c-scl-rising-time-ns = <185>; + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&i2c2_pins_a>; + pinctrl-1 = <&i2c2_sleep_pins_a>; + status = "okay"; +}; + +<dc { + pinctrl-names = "default"; + pinctrl-0 = <<dc_pins>; + status = "okay"; + + port { + ltdc_ep0_out: endpoint@0 { + reg = <0>; + remote-endpoint = <&panel_in>; + }; + }; +}; + +&pinctrl { + ltdc_pins: ltdc { + pins { + pinmux = , /* LTDC_B2 */ + , /* LTDC_R6 */ + , /* LTDC_R5 */ + , /* LTDC_B3 */ + , /* LTDC_B0 */ + , /* LTDC_G0 */ + , /* LTDC_G1 */ + , /* LTDC_DE */ + , /* LTDC_R7 */ + , /* LTDC_CLK */ + , /* LTDC_B1 */ + , /* LTDC_R0 */ + , /* LTDC_R1 */ + , /* LTDC_R2 */ + , /* LTDC_R3 */ + , /* LTDC_R4 */ + , /* LTDC_G2 */ + , /* LTDC_G3 */ + , /* LTDC_G4 */ + , /* LTDC_G5 */ + , /* LTDC_G6 */ + , /* LTDC_G7 */ + , /* LTDC_B4 */ + , /* LTDC_B5 */ + , /* LTDC_B6 */ + , /* LTDC_B7 */ + , /* LTDC_VSYNC */ + ; /* LTDC_HSYNC */ + bias-disable; + drive-push-pull; + slew-rate = <3>; + }; + }; +}; -- 2.25.1