Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp6158725pxu; Wed, 23 Dec 2020 15:36:12 -0800 (PST) X-Google-Smtp-Source: ABdhPJzlnBnWD6an13lw7Mq/wQ8elhTtOjX/6rI9jXACiQ60ZVtk+a57XpiNToWEl+5VLKfC8rK9 X-Received: by 2002:a05:6402:366:: with SMTP id s6mr26457954edw.44.1608766572624; Wed, 23 Dec 2020 15:36:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1608766572; cv=none; d=google.com; s=arc-20160816; b=hOepviA6Pgj8Hw4ZFBBtsvfXP5NO9fEat1GjHDC9B8t2YuDVcuoOYOWCbdVswbD4VS y0EwAGRQ2onvq+OR5u+8HiFxb72fa5y6kYNPsjQYqQk0eHG/KKeqExLL9RSrVYognSnf LCd4l0icwCT3mxcjY8waNEU8w9etnrtFZliQaJV6Y8g9bP7UnkIu23ZhDnsfKR8/kSdG 8amhDU3GV28KFJEdFGC6zxi97d+G/fCQT6ydGvR24lvrEN4CvE2LbrAioUg+MmCiLJdW BBE6nWeAPF+T8xHX5sNbZr3f4WVHwSj/EibIwjv9uIlrUF5S3o1zSHLGB9W5ak+qTNyV JSQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=d0QCnb34c04FUIUph7Atv00YFsD83+fw9aPx7/l0+OY=; b=hZSrDjJ25+WIyjbhEd5MuYfIHqWW9SfAP16XohRt+1HO8sy+BaeqBB7Tzc+7sJGK4m oabl65tEChY/EAJQ35CUoF1h0+1Y7yBrwgzgtRZJCYbzpAWSA9yv/vMSv9G5gXIE5zGF 08GuFdoUeR1HGGHvhvi1YQT0s4+lNhlfDv3mQdFaNPscqMG7rb1qWWjsicBIDrp2HdKy 4aMELbVvETgKUGfcXlT/qAbVaVRzVzDQpq+HAnCbBVOrHFCWs0tyKQQOdCuBR9BkuCRU Kazm0HbpcQ3IoLyG24orKw7CsXIYWofKnsY+y13F0KDAp/3/A0U2iYfSxjVZ0RKFWgzI FeaA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@googlemail.com header.s=20161025 header.b=lJAsDsYm; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=googlemail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dt15si13091091ejc.661.2020.12.23.15.35.50; Wed, 23 Dec 2020 15:36:12 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@googlemail.com header.s=20161025 header.b=lJAsDsYm; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=googlemail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727160AbgLWXbT (ORCPT + 99 others); Wed, 23 Dec 2020 18:31:19 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33120 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726611AbgLWXbT (ORCPT ); Wed, 23 Dec 2020 18:31:19 -0500 Received: from mail-wr1-x42c.google.com (mail-wr1-x42c.google.com [IPv6:2a00:1450:4864:20::42c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EB56AC061794; Wed, 23 Dec 2020 15:30:38 -0800 (PST) Received: by mail-wr1-x42c.google.com with SMTP id t30so724185wrb.0; Wed, 23 Dec 2020 15:30:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=googlemail.com; s=20161025; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=d0QCnb34c04FUIUph7Atv00YFsD83+fw9aPx7/l0+OY=; b=lJAsDsYmIDdsffMxA2rZbm43WXPHBC7WLpNYUeTylT8vMumehFIWy9smiJziGDx5Ii uBOEiUx1pMsDuEIT0yi3c1X4fQ559oMLwQx+UU2FgfA7nzwgUApyvn5th111FZkuGnM5 WU4O0bP0blUA/dkHymZDLXRDIrPAbXxLo7O6R30qnAQi+zksuGu8g9Ss9Owv7yoFe+TA rNa94y2mqMFAXLh1mT1T9fJSsL8VyL4dDgBbu1kdzPhxScmEPxU6AIxXaoobKj7qzHsY T1yRW6q013b84ySt2ccFs+w9Hs3iTNNQkMnhs8SItUmkIjGrGgYWyqEfgYK7FcTmeEsb ypCA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=d0QCnb34c04FUIUph7Atv00YFsD83+fw9aPx7/l0+OY=; b=cGxG913E+6IrMRORkmX5McSiaxY2PEJLW9UJOwMmvP4Mmb4xPgZIbdw596D7cUaRXE VhhfFN16cOiklveui1C1udmvqnBVwWeLfCZYnuWVaf2zgrkR5l8XsTCyy01uDso7Gvjg +YwRX6A7JC8EIvSA88bPq/NKS/61bFZbGCjWP2/YIaCZDoPAeb/QTT8bG4nOa7PNaXqM ejs6FFfZujt6PLsvaqwm1QWKrdokSUw5UTJUQZ8ODBVarzdE+fxI8LlfM1LXFdOYv9zn SmR/T3Vgmkqh7dhiKYwMD8SOSf0ZNlxTkE0wi3rtNMuDq6KXQ8r2DNkKhuNeBoGAolgp CEkA== X-Gm-Message-State: AOAM530NtpXItEKiQyZWzMnySjzYXB5tubJyyuqeJO/ATECc9dHVBzRQ ///3XhlIMr1cN0VzujIpHzE= X-Received: by 2002:adf:a29d:: with SMTP id s29mr31181017wra.272.1608766237686; Wed, 23 Dec 2020 15:30:37 -0800 (PST) Received: from localhost.localdomain (p200300f1371a0900428d5cfffeb99db8.dip0.t-ipconnect.de. [2003:f1:371a:900:428d:5cff:feb9:9db8]) by smtp.googlemail.com with ESMTPSA id l16sm37926657wrx.5.2020.12.23.15.30.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Dec 2020 15:30:36 -0800 (PST) From: Martin Blumenstingl To: linux-amlogic@lists.infradead.org, devicetree@vger.kernel.org, netdev@vger.kernel.org Cc: davem@davemloft.net, kuba@kernel.org, robh+dt@kernel.org, andrew@lunn.ch, f.fainelli@gmail.com, jianxin.pan@amlogic.com, narmstrong@baylibre.com, khilman@baylibre.com, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, jbrunet@baylibre.com, Martin Blumenstingl Subject: [PATCH v3 0/5] dwmac-meson8b: picosecond precision RX delay support Date: Thu, 24 Dec 2020 00:29:00 +0100 Message-Id: <20201223232905.2958651-1-martin.blumenstingl@googlemail.com> X-Mailer: git-send-email 2.29.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello, with the help of Jianxin Pan (many thanks!) the meaning of the "new" PRG_ETH1[19:16] register bits on Amlogic Meson G12A, G12B and SM1 SoCs are finally known. These SoCs allow fine-tuning the RGMII RX delay in 200ps steps (contrary to what I have thought in the past [0] these are not some "calibration" values). The vendor u-boot has code to automatically detect the best RX/TX delay settings. For now we keep it simple and add a device-tree property with 200ps precision to select the "right" RX delay for each board. While here, deprecate the "amlogic,rx-delay-ns" property as it's not used on any upstream .dts (yet). The driver is backwards compatible. I have tested this on an X96 Air 4GB board (not upstream yet). Testing with iperf3 gives 938 Mbits/sec in both directions (RX and TX). The following network settings were used in the .dts (2ns TX delay generated by the PHY, 800ps RX delay generated by the MAC as the PHY only supports 0ns or 2ns RX delays): &ext_mdio { external_phy: ethernet-phy@0 { /* Realtek RTL8211F (0x001cc916) */ reg = <0>; eee-broken-1000t; reset-assert-us = <10000>; reset-deassert-us = <30000>; reset-gpios = <&gpio GPIOZ_15 (GPIO_ACTIVE_LOW | GPIO_OPEN_DRAIN)>; interrupt-parent = <&gpio_intc>; /* MAC_INTR on GPIOZ_14 */ interrupts = <26 IRQ_TYPE_LEVEL_LOW>; }; }; ðmac { status = "okay"; pinctrl-0 = <ð_pins>, <ð_rgmii_pins>; pinctrl-names = "default"; phy-mode = "rgmii-txid"; phy-handle = <&external_phy>; amlogic,rgmii-rx-delay-ps = <800>; }; To use the same settings from vendor u-boot (which in my case has broken Ethernet) the following commands can be used: mw.l 0xff634540 0x1621 mw.l 0xff634544 0x30000 phyreg w 0x0 0x1040 phyreg w 0x1f 0xd08 phyreg w 0x11 0x9 phyreg w 0x15 0x11 phyreg w 0x1f 0x0 phyreg w 0x0 0x9200 Also I have tested this on a X96 Max board without any .dts changes to confirm that other boards with the same IP block still work fine with these changes. Changes since v2 at [2]: - use the generic property name "rx-internal-delay-ps" as suggested by Rob (thanks!). This affects patches #1 and #3. The biggest change is is in patch #1 which is why I didn't add Florian's and Andrew's Reviewed-by - added Andrew's and Florian's Reviewed-by to patches 2, 3, 4, 5 (many thanks to both!). I decided to do this despite renaming the property to the generic name "rx-internal-delay-ps" as it only affects the patch description and one line of code - updated patch description of patch #3 to explain why there's not a lot of validation when parsing the old device-tree property (in nanosecond precision) - dropped RFC status Changes since v1 at [1]: - updated patch 1 by making it more clear when the RX delay is applied. Thanks to Andrew for the suggestion! - added a fix to enabling the timing-adjustment clock only when really needed. Found by Andrew - thanks! - added testing not about X96 Max - v1 did not go to the netdev mailing list, v2 fixes this [0] https://lore.kernel.org/netdev/CAFBinCATt4Hi9rigj52nMf3oygyFbnopZcsakGL=KyWnsjY3JA@mail.gmail.com/ [1] https://patchwork.kernel.org/project/linux-amlogic/list/?series=384279 [2] https://patchwork.kernel.org/project/linux-amlogic/list/?series=384491&state=%2A&archive=both Martin Blumenstingl (5): dt-bindings: net: dwmac-meson: use picoseconds for the RGMII RX delay net: stmmac: dwmac-meson8b: fix enabling the timing-adjustment clock net: stmmac: dwmac-meson8b: use picoseconds for the RGMII RX delay net: stmmac: dwmac-meson8b: move RGMII delays into a separate function net: stmmac: dwmac-meson8b: add support for the RGMII RX delay on G12A .../bindings/net/amlogic,meson-dwmac.yaml | 55 +++++++++-- .../ethernet/stmicro/stmmac/dwmac-meson8b.c | 91 +++++++++++++++---- 2 files changed, 120 insertions(+), 26 deletions(-) -- 2.29.2