Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp7109497pxu; Fri, 25 Dec 2020 02:06:20 -0800 (PST) X-Google-Smtp-Source: ABdhPJw6gAD1/4K5eM7Pu5ZkhPvGnguw7Qs1FAk1prr4hmx+Kxr/UOkQlb+6Ftc50w2TOz6bN17p X-Received: by 2002:a17:906:fa82:: with SMTP id lt2mr31105100ejb.322.1608890779824; Fri, 25 Dec 2020 02:06:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1608890779; cv=none; d=google.com; s=arc-20160816; b=v6xlDUycHpZtfamUq8msSGNClQjvwGOkTxAwM7hKo5YcsXYSoPFonGNGJcEGTmG9Ph FJs22Mj00NvQgCzyF5n+98EKuepF+7n63iu197tGwzmAv++rxKUA/Xp8+SdHUu3g0K6J ybJZjtXbIxcQaPpJKMkS4/eDHk3MqUnf57P3480D5U8jTqghjX/PmtUXrHY5fMkffA1r vE61UHpNKo363uj+wO8oDw/P2pq89psfyjG73t6cj6ZT48L2Q6moO3rooLx345+3RSXd u+5Ee6MjzGIeln8NlD7Dgwv0AcRHA38Mp+HUVA1FTvb4aG6ixEkEWKrpRtMCEb/NXxVZ arEA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=TPIoqp7dbK15MJsG443CJ8HMkvc6MExTvpX9m/HXfIc=; b=cNMrT+AkHshZ6MzTAP5MjL4ccF1ns+6DtSE7TfpioXsc844819d3yJBY2sPgPWHQV4 fuRlfS9Hf2tYvx4iUAiz33o4yaZKft6QppoRbcKePgXuA/5yQH6pZjoVVXW6z4aCRj9H wuMclndxt2kzaMYCJiLmzI4BppFzvic1MloXiqqASgeAxHk1NdBpJ2EscHtjo/hEuzEK EkfPzb0IWVCDOhR+Qp52Vhd17q37iDg4haD7SXk7pQAtqVZf5R5k+hhDxOfg2Wwm3vhG QLANE1/X+2gxkOxlUb+N58t863PSvuDgfD/gDE9FKPhR5KbqKh7tV9TGjmjgInVSptgX Rpfg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bo24si15537850edb.495.2020.12.25.02.05.57; Fri, 25 Dec 2020 02:06:19 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729295AbgLYKEB (ORCPT + 99 others); Fri, 25 Dec 2020 05:04:01 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:38099 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1729266AbgLYKEB (ORCPT ); Fri, 25 Dec 2020 05:04:01 -0500 X-UUID: 7f06629c63c24f86b21ce1e43f10fb45-20201225 X-UUID: 7f06629c63c24f86b21ce1e43f10fb45-20201225 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 4389294; Fri, 25 Dec 2020 18:03:12 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 25 Dec 2020 18:03:09 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 25 Dec 2020 18:03:07 +0800 From: Jianjun Wang To: Bjorn Helgaas , Rob Herring , Lorenzo Pieralisi , Ryder Lee CC: Philipp Zabel , Matthias Brugger , , , , , , Sj Huang , Jianjun Wang , , , , , , Subject: [v6,0/4] PCI: mediatek: Add new generation controller support Date: Fri, 25 Dec 2020 18:03:04 +0800 Message-ID: <20201225100308.27052-1-jianjun.wang@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org These series patches add pcie-mediatek-gen3.c and dt-bindings file to support new generation PCIe controller. Changes in v6: 1. Export pci_pio_to_address() to support compiling as kernel module; 2. Replace usleep_range(100 * 1000, 120 * 1000) with msleep(100); 3. Replace dev_notice with dev_err; 4. Fix MSI get hwirq flow; 5. Fix warning for possible recursive locking in mtk_pcie_set_affinity. Changes in v5: 1. Remove unused macros 2. Modify the config read/write callbacks, set the config byte field in TLP header and use pci_generic_config_read32/write32 to access the config space 3. Fix the settings of translation window, both MEM and IO regions works properly 4. Fix typos Changes in v4: 1. Fix PCIe power up/down flow 2. Use "mac" and "phy" for reset names 3. Add clock names 4. Fix the variables type Changes in v3: 1. Remove standard property in binding document 2. Return error number when get_optional* API throws an error 3. Use the bulk clk APIs Changes in v2: 1. Fix the typo of dt-bindings patch 2. Remove the unnecessary properties in binding document 3. dispos the irq mappings of msi top domain when irq teardown Jianjun Wang (4): dt-bindings: PCI: mediatek: Add YAML schema PCI: Export pci_pio_to_address() for module use PCI: mediatek-gen3: Add MediaTek Gen3 driver for MT8192 MAINTAINERS: Add Jianjun Wang as MediaTek PCI co-maintainer .../bindings/pci/mediatek-pcie-gen3.yaml | 135 ++ MAINTAINERS | 1 + drivers/pci/controller/Kconfig | 13 + drivers/pci/controller/Makefile | 1 + drivers/pci/controller/pcie-mediatek-gen3.c | 1084 +++++++++++++++++ drivers/pci/pci.c | 1 + 6 files changed, 1235 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/mediatek-pcie-gen3.yaml create mode 100644 drivers/pci/controller/pcie-mediatek-gen3.c -- 2.25.1