Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
MIME-Version: 1.0
References: <1608973923-8328-1-git-send-email-zhangqing@loongson.cn> <1608973923-8328-3-git-send-email-zhangqing@loongson.cn>
In-Reply-To: <1608973923-8328-3-git-send-email-zhangqing@loongson.cn>
From:   Huacai Chen <chenhc@lemote.com>
Date:   Mon, 28 Dec 2020 08:27:12 +0800
Message-ID: <CAAhV-H4OR=BCcwU=RgYdKY2JdRgM7SVWO7Y5+dZtTpqt+yWwfA@mail.gmail.com>
Subject: Re: [PATCH v5 3/4] MIPS: Loongson64: DTS: Add SPI support to LS7A
To:     Qing Zhang <zhangqing@loongson.cn>
Cc:     Mark Brown <broonie@kernel.org>, Rob Herring <robh+dt@kernel.org>,
        ThomasBogendoerfer <tsbogend@alpha.franken.de>,
        linux-spi@vger.kernel.org, Jiaxun Yang <jiaxun.yang@flygoat.com>,
        devicetree@vger.kernel.org,
        "open list:MIPS" <linux-mips@vger.kernel.org>,
        LKML <linux-kernel@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Precedence: bulk

Reviewed-by: Huacai Chen <chenhuacai@kernel.org>

On Sat, Dec 26, 2020 at 5:16 PM Qing Zhang <zhangqing@loongson.cn> wrote:
>
> Add spi support.
>
> Signed-off-by: Qing Zhang <zhangqing@loongson.cn>
> ---
>
> v2:
> - Add spi about pci device DT
>
> v3:
> - Remove spiflash node
>
> v4:
> - Remove useless compatible
>
> v5:
> - Remove num-chipselects
>
> ---
>  arch/mips/boot/dts/loongson/ls7a-pch.dtsi | 9 +++++++++
>  1 file changed, 9 insertions(+)
>
> diff --git a/arch/mips/boot/dts/loongson/ls7a-pch.dtsi b/arch/mips/boot/dts/loongson/ls7a-pch.dtsi
> index f99a7a1..dba717d 100644
> --- a/arch/mips/boot/dts/loongson/ls7a-pch.dtsi
> +++ b/arch/mips/boot/dts/loongson/ls7a-pch.dtsi
> @@ -405,6 +405,15 @@
>                                 interrupt-map-mask = <0 0 0 0>;
>                                 interrupt-map = <0 0 0 0 &pic 39 IRQ_TYPE_LEVEL_HIGH>;
>                         };
> +
> +                       spi@16,0 {
> +                               compatible = "pci0014,7a0b.0",
> +                                                  "pci0014,7a0b",
> +                                                  "pciclass088000",
> +                                                  "pciclass0880";
> +
> +                               reg = <0xb000 0x0 0x0 0x0 0x0>;
> +                       };
>                 };
>
>                 isa {
> --
> 2.1.0
>