Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp9039618pxu; Mon, 28 Dec 2020 05:09:19 -0800 (PST) X-Google-Smtp-Source: ABdhPJz/EBSHBTa86m1hLlGSsRKkdlmf2pIEL0GVPIsrnjZR2gR/jXh4ltfkD9YSs5peiLz32oDM X-Received: by 2002:a17:906:9382:: with SMTP id l2mr2508901ejx.162.1609160959495; Mon, 28 Dec 2020 05:09:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1609160959; cv=none; d=google.com; s=arc-20160816; b=GsdXKMTydLEM9PW3Un3gsAGDwRIP4cCpd00EsT0+zsT0oDIOhwONI2EJz1XYBnqqTX 9iDYOe0WlkXXdRTYpnQp7qyqCdVM8gilexrQdDGZDK46TqC7iEcccP5FcDYrgGuMWAtB VOm9JC7q4WwFfNEteSAggiJ8ROXz5G02yNIMJQnckCuUqc02Yf9ftMvMwihLOYesbBMw DdazcICd7ckDKXvLiKJ9TZ9W9qtGLO9YVKuRVWhPFJCDkJASUzhq7ESmwgVok/Ypjwvm VkCSaIUaEh8QnvfdEbKLH/vVnmrP+u1Acc9dpkN1M2wEJqGktFHsldFoO+ViJE/fagR3 T49g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=qvGEpyncrT+hQQPsQyRIx5V3WLqFMub9X1A+iXazwcY=; b=L/D6Fkw4Swue3H8DQEJVcTrcYKZ+7tWZzGxhmAWpN0Owp4yrQURXk57oCBd8cwnTOO uj1/hcpMXizeetMImrOyytnHkiz7PUToQXM75D/rOW7CvYVD9EI7umDJaKl89suB92nH SYZrCe3zdHCF6ia/ZIEDds17GfIl4+2SeArGpUl1jqKjVHNRv5tVDbCF1xfm/oy9rtfi 6JRzlrsWi1SjUQvt6pfKmB/Bg1cGgTRujAWg9E1Wj6ecaBepkWlIMJQWNwcg1Km55GRM ANkfHinzlSDi6niRgPZ9lE8RNX5DMDpv4VT61lsmkXo+TLGlMJQf157VGjKt9d/YKVJe UUyQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=KG8QW2Rk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id cy28si19598403edb.535.2020.12.28.05.08.56; Mon, 28 Dec 2020 05:09:19 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=KG8QW2Rk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729810AbgL1NHC (ORCPT + 99 others); Mon, 28 Dec 2020 08:07:02 -0500 Received: from mail.kernel.org ([198.145.29.99]:33828 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729749AbgL1NGu (ORCPT ); Mon, 28 Dec 2020 08:06:50 -0500 Received: by mail.kernel.org (Postfix) with ESMTPSA id 2E704207C9; Mon, 28 Dec 2020 13:06:33 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1609160794; bh=2zswwcbAHBiiyXxKUukt8I2higsivO73El+lvUDkKBQ=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=KG8QW2Rk/St+5fbNoen4YPsC1v5/07R+kmgoKen8ZNqi3uxTUqXW5fS/CDG7GDLS3 Tu8XEEXX7CeeQNcRg8foVMMSBxBsKLNYi/nplRVDmUG++0IEDm1P6e6M0pe74p/YSo MF4ANO1czK2vE6sr5Onmv/hxlE7diJDbT1F3SXK8= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Terry Zhou , =?UTF-8?q?Pali=20Roh=C3=A1r?= , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Stephen Boyd Subject: [PATCH 4.9 173/175] clk: mvebu: a3700: fix the XTAL MODE pin to MPP1_9 Date: Mon, 28 Dec 2020 13:50:26 +0100 Message-Id: <20201228124901.612196612@linuxfoundation.org> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20201228124853.216621466@linuxfoundation.org> References: <20201228124853.216621466@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Terry Zhou commit 6f37689cf6b38fff96de52e7f0d3e78f22803ba0 upstream. There is an error in the current code that the XTAL MODE pin was set to NB MPP1_31 which should be NB MPP1_9. The latch register of NB MPP1_9 has different offset of 0x8. Signed-off-by: Terry Zhou [pali: Fix pin name in commit message] Signed-off-by: Pali Rohár Fixes: 7ea8250406a6 ("clk: mvebu: Add the xtal clock for Armada 3700 SoC") Cc: stable@vger.kernel.org Link: https://lore.kernel.org/r/20201106100039.11385-1-pali@kernel.org Reviewed-by: Marek Behún Signed-off-by: Stephen Boyd Signed-off-by: Greg Kroah-Hartman --- drivers/clk/mvebu/armada-37xx-xtal.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) --- a/drivers/clk/mvebu/armada-37xx-xtal.c +++ b/drivers/clk/mvebu/armada-37xx-xtal.c @@ -15,8 +15,8 @@ #include #include -#define NB_GPIO1_LATCH 0xC -#define XTAL_MODE BIT(31) +#define NB_GPIO1_LATCH 0x8 +#define XTAL_MODE BIT(9) static int armada_3700_xtal_clock_probe(struct platform_device *pdev) {