Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp9047723pxu; Mon, 28 Dec 2020 05:21:47 -0800 (PST) X-Google-Smtp-Source: ABdhPJwYU2MIs/tsIz6mq3wN4dv7guBa0jc4GPbZ+V3lNyvGH32TjeRBspD4u16zmLv2GO3DpPn6 X-Received: by 2002:aa7:d750:: with SMTP id a16mr42259044eds.252.1609161707474; Mon, 28 Dec 2020 05:21:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1609161707; cv=none; d=google.com; s=arc-20160816; b=oY+VfkMhSR4Iqhm+BKGPdk5wFW944y165b5D62IIVd/PscVKStv1XCvl+ujZRArX3n EtjrbARd3e4nzvfpYJqJmcSOzBHzz2VZdWgdA1OnldDeW50m63kwE4oA77uwGp+V6mMQ yYoqQCKtWXu3DVqYYkjvOMZA5WcX+vpEprrPuBEdMGbkXJcf2QuRWPlzXL+wglavW0Kk quXbNYGQd4aG1ba2hL0A4wd1orlGd233pjZTXZw4HLXCYjDxghn2O7xJHyq44BrOu9NU UGyIXS77x5Sm7UC5mhVJUtqDwxViAAA6v4aJ8/pqtZl/upRUPCWLEIOhJhz3vEtdCF/E vrSw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=qvGEpyncrT+hQQPsQyRIx5V3WLqFMub9X1A+iXazwcY=; b=jAromZqND5pj8tKPyBedvhkWWNpV3QXgrGoCv4kfvgh1R412kTFfLOaXkVsxBfpsI1 +7T33q5sRgEc0i5HVa6LsXCkmuzOBYh1M8eh0wTEbug3RVyjhcxH3SK6p0q0/wfLP26D TBEIm8tD4VbBT1WS5K3MEjBxW5ZEMsAAwcJQ9oknESOhzbzXYYr6f0+T99VjI6nf3qTO GOCmIGscYQuzwVsHJ2yPwp+/XnYmTqq9m8yh7DV3Dt7DFEROT3SjQgA429do+mBUXrbs AyqYUHeJgfsZB3VL8pW5mBoYTL3+j29AT48Dmw6ttPqw+0860yFtqkimOZaTC5JOxbF6 V0yw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=tf31uTe9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ca24si19734041edb.492.2020.12.28.05.21.24; Mon, 28 Dec 2020 05:21:47 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=tf31uTe9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732952AbgL1NTJ (ORCPT + 99 others); Mon, 28 Dec 2020 08:19:09 -0500 Received: from mail.kernel.org ([198.145.29.99]:46998 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1732906AbgL1NS6 (ORCPT ); Mon, 28 Dec 2020 08:18:58 -0500 Received: by mail.kernel.org (Postfix) with ESMTPSA id D3328207C9; Mon, 28 Dec 2020 13:18:42 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1609161523; bh=2zswwcbAHBiiyXxKUukt8I2higsivO73El+lvUDkKBQ=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=tf31uTe9VkLXa6Az1PFU4USmyhB8s0d+SEiCTZ/Tsa7FnQ2LO0IdxMF9XXE8kYpop 4uSXdz+Co7hqWXKgCbkagWwitrBZMcey3OWZ7v3g/NPrujVC0oIbdF3Wv5ex9auef4 0RbN3zBlcAifqnqJf6uhmcL6TdJ3hQ2X8UIptUBk= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Terry Zhou , =?UTF-8?q?Pali=20Roh=C3=A1r?= , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Stephen Boyd Subject: [PATCH 4.14 234/242] clk: mvebu: a3700: fix the XTAL MODE pin to MPP1_9 Date: Mon, 28 Dec 2020 13:50:39 +0100 Message-Id: <20201228124916.205858748@linuxfoundation.org> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20201228124904.654293249@linuxfoundation.org> References: <20201228124904.654293249@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Terry Zhou commit 6f37689cf6b38fff96de52e7f0d3e78f22803ba0 upstream. There is an error in the current code that the XTAL MODE pin was set to NB MPP1_31 which should be NB MPP1_9. The latch register of NB MPP1_9 has different offset of 0x8. Signed-off-by: Terry Zhou [pali: Fix pin name in commit message] Signed-off-by: Pali Rohár Fixes: 7ea8250406a6 ("clk: mvebu: Add the xtal clock for Armada 3700 SoC") Cc: stable@vger.kernel.org Link: https://lore.kernel.org/r/20201106100039.11385-1-pali@kernel.org Reviewed-by: Marek Behún Signed-off-by: Stephen Boyd Signed-off-by: Greg Kroah-Hartman --- drivers/clk/mvebu/armada-37xx-xtal.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) --- a/drivers/clk/mvebu/armada-37xx-xtal.c +++ b/drivers/clk/mvebu/armada-37xx-xtal.c @@ -15,8 +15,8 @@ #include #include -#define NB_GPIO1_LATCH 0xC -#define XTAL_MODE BIT(31) +#define NB_GPIO1_LATCH 0x8 +#define XTAL_MODE BIT(9) static int armada_3700_xtal_clock_probe(struct platform_device *pdev) {