Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp9257222pxu; Mon, 28 Dec 2020 10:36:52 -0800 (PST) X-Google-Smtp-Source: ABdhPJyehhOD5EUvxb764DpFsxfa5dSf09poIaKIZprX4fIKcmbn0bgrNmlarRwrtyAO9ge+FjSU X-Received: by 2002:a17:906:e18:: with SMTP id l24mr41267091eji.434.1609180611925; Mon, 28 Dec 2020 10:36:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1609180611; cv=none; d=google.com; s=arc-20160816; b=em1cgoo4EjsERBMJMPEWa4P9IVEbenCZ4IB2Quj+u2nqQbvERrK5jU5TtRdOMx1H+H EQ3IVYRoqh+vuujDddiW2fhbwhUkbxSCsiDs39iWEaZSmvTagQTZ3jNtwuFNOCkl6fq+ 9Q/MQy/sGuWUuICIo7s9xNJ9qySBnzmFyKLCLmysdKMWpTB1H9HnUfwgBUJDoZ5lvT9x 9kYN3Gy7Ahdgr8sy0K8iB59KL0RdTZsdaUwe2wwQcx4YE8sM2UIJOLbsDSyQutbM4Dlq HJ+vtrAm1scgc9nGLZWB5VLvSi7Xc9DPyaYpAmqCFHip5QlJRMSAI83ziNbnzKgbUzlW Qf8w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=qvGEpyncrT+hQQPsQyRIx5V3WLqFMub9X1A+iXazwcY=; b=aifmQvwth6/+/I+Sic5IQ558/WTjywJo/T4wUWq9r6cJHRoF4TZoZckqmt7V+61z9y Pt9KcgdhgOb9BQFCzOJdic3/VUmW6mKDMVFpqO8iePdxL8x8701l1zSKT/L21fAAd4ba Ya2kFdurvo/su58OgPCWRK21bhd59snyybWmMNcJM/BE9GnLDuQpMx1ynyWtTrTiQ6fU 6vxR1KPd6MgjXsGMTmkCN6WKBf3DNi2Sbx+mmDYnlNgWn53PCzAJfcDymYhr7/d5Tmzw JrePDJ3z0pPESLmqO7cvUkjGNe2BldRXgE+9Ja+AzrHT0+tCqn+aibaFuwBcUMCOzrMN i0rA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=uDgRUg7R; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m26si23098382edp.592.2020.12.28.10.36.29; Mon, 28 Dec 2020 10:36:51 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=uDgRUg7R; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390672AbgL1Nga (ORCPT + 99 others); Mon, 28 Dec 2020 08:36:30 -0500 Received: from mail.kernel.org ([198.145.29.99]:36744 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2390523AbgL1Ng3 (ORCPT ); Mon, 28 Dec 2020 08:36:29 -0500 Received: by mail.kernel.org (Postfix) with ESMTPSA id 97D3620719; Mon, 28 Dec 2020 13:35:48 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1609162549; bh=2zswwcbAHBiiyXxKUukt8I2higsivO73El+lvUDkKBQ=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=uDgRUg7RlnrvK8kswsPPwCzGVhvr0Eewvm2LWAEgpDmURTns4tC7a53ZUo2LhTfDp CZ6Igab0FEMyW2JAJjZnqkj8D2A1qxRygHJGbXklyyaNEK8ZVkpIECXSZ1z/fAj61F Oc+IGhJ9GF8PbSGyhXiqnk+FY/H8a3Pys2TzEZLo= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Terry Zhou , =?UTF-8?q?Pali=20Roh=C3=A1r?= , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Stephen Boyd Subject: [PATCH 4.19 337/346] clk: mvebu: a3700: fix the XTAL MODE pin to MPP1_9 Date: Mon, 28 Dec 2020 13:50:56 +0100 Message-Id: <20201228124936.050125892@linuxfoundation.org> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20201228124919.745526410@linuxfoundation.org> References: <20201228124919.745526410@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Terry Zhou commit 6f37689cf6b38fff96de52e7f0d3e78f22803ba0 upstream. There is an error in the current code that the XTAL MODE pin was set to NB MPP1_31 which should be NB MPP1_9. The latch register of NB MPP1_9 has different offset of 0x8. Signed-off-by: Terry Zhou [pali: Fix pin name in commit message] Signed-off-by: Pali Rohár Fixes: 7ea8250406a6 ("clk: mvebu: Add the xtal clock for Armada 3700 SoC") Cc: stable@vger.kernel.org Link: https://lore.kernel.org/r/20201106100039.11385-1-pali@kernel.org Reviewed-by: Marek Behún Signed-off-by: Stephen Boyd Signed-off-by: Greg Kroah-Hartman --- drivers/clk/mvebu/armada-37xx-xtal.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) --- a/drivers/clk/mvebu/armada-37xx-xtal.c +++ b/drivers/clk/mvebu/armada-37xx-xtal.c @@ -15,8 +15,8 @@ #include #include -#define NB_GPIO1_LATCH 0xC -#define XTAL_MODE BIT(31) +#define NB_GPIO1_LATCH 0x8 +#define XTAL_MODE BIT(9) static int armada_3700_xtal_clock_probe(struct platform_device *pdev) {