Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp9413339pxu; Mon, 28 Dec 2020 15:41:40 -0800 (PST) X-Google-Smtp-Source: ABdhPJzRsW0gc+Qh8zy6tj7gvfPMdodawvHBGcshB4ujqMIb3TeLka/XW6GxwZ7/Tv7+3bBfK5j+ X-Received: by 2002:a05:6402:37b:: with SMTP id s27mr43436710edw.266.1609198900298; Mon, 28 Dec 2020 15:41:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1609198900; cv=none; d=google.com; s=arc-20160816; b=h90SkbCdcJIK5Gjb6YEjzjy3XHepB+UPkicy32qzYAm2U5mkD8fNVvJyN7wWj/YezU 0s2csEl30KyzwdQPn0KVuCtwxBx0GgiaQyLTmCtmTDCePGZ20kdCIH6V0xQq8t0xmQiD se823PAEPjOPFLHvY6ki907JMFc31f0FkQZJXKEVeWOKc1Mq7K5ujhZJW33tIbD00BwW rdk8FDA+eImxhq5oj61t8ngq0kMej/xdb9F30ohoTTW7qQJvDlk4WbrEDwdwRwq9Wzzn 4NTdoOEktU9CDXpdHKLjDJafFEiedrQa0iMg//ODXE+6J2FAxLwLQvpCtpCQSeBLYnfO L5vA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=8JBTy4swZ15/t0oHvSVG+eCrjLYgAZzTPzRKGvAjvdA=; b=Q7zJ5Ht9hXQdWHkSfwVpc7lUtAZkgOpJTILBw6XHJdKVBa/84zql5UqfF44vdzSTVC ZewyWGjreOY0ukQeD4bQ0+44kOLPxbia94iul5TaY5JHa0n7UzlT03Aj3khL7pTHu/Bz M8MjRezbPKZ4gYjQwVKFl187uIbqBR5ye15asVus230UbxIC1GljQTDEhPjNhnuRFAMs teL3/l1c/P6/NXmN0QU9VnA1Or4xfdu+JNHPRzMx2VcaY+QPfxk/adxRWyTt6oK4Nc+T 18kHZVxr5QczYILu7qZ4FwrzTQaT8aRNW30MGcYPQDkCMd5xSxxPGncGhzo2qswZfIAp /Fmg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=uGWmlnqd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a15si19427968ejd.293.2020.12.28.15.41.17; Mon, 28 Dec 2020 15:41:40 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=uGWmlnqd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2504732AbgL1Ocf (ORCPT + 99 others); Mon, 28 Dec 2020 09:32:35 -0500 Received: from mail.kernel.org ([198.145.29.99]:39562 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2504567AbgL1Obi (ORCPT ); Mon, 28 Dec 2020 09:31:38 -0500 Received: by mail.kernel.org (Postfix) with ESMTPSA id 24F9720731; Mon, 28 Dec 2020 14:31:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1609165882; bh=wWdwbggOAEpP2APycyx8kFOaofaTw6L3Q2Oc8VRWULA=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=uGWmlnqdfXG6TFEA77ZXelXwognAftcwG55PvcveIt9/mdWoNX3J5iqs98B16cBJa p7Nxu3Fn0Fsqjlc3h2zg+FNdljWaISkSIpruy1lW3jFAvPLLP4GbLSNypR/ZwBEkYb 8e/qQWovvnvKPXxYfSQHUCFDQV0f35OBTBaohzp4= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Terry Zhou , =?UTF-8?q?Pali=20Roh=C3=A1r?= , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Stephen Boyd Subject: [PATCH 5.10 689/717] clk: mvebu: a3700: fix the XTAL MODE pin to MPP1_9 Date: Mon, 28 Dec 2020 13:51:27 +0100 Message-Id: <20201228125053.983903049@linuxfoundation.org> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20201228125020.963311703@linuxfoundation.org> References: <20201228125020.963311703@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Terry Zhou commit 6f37689cf6b38fff96de52e7f0d3e78f22803ba0 upstream. There is an error in the current code that the XTAL MODE pin was set to NB MPP1_31 which should be NB MPP1_9. The latch register of NB MPP1_9 has different offset of 0x8. Signed-off-by: Terry Zhou [pali: Fix pin name in commit message] Signed-off-by: Pali Rohár Fixes: 7ea8250406a6 ("clk: mvebu: Add the xtal clock for Armada 3700 SoC") Cc: stable@vger.kernel.org Link: https://lore.kernel.org/r/20201106100039.11385-1-pali@kernel.org Reviewed-by: Marek Behún Signed-off-by: Stephen Boyd Signed-off-by: Greg Kroah-Hartman --- drivers/clk/mvebu/armada-37xx-xtal.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) --- a/drivers/clk/mvebu/armada-37xx-xtal.c +++ b/drivers/clk/mvebu/armada-37xx-xtal.c @@ -13,8 +13,8 @@ #include #include -#define NB_GPIO1_LATCH 0xC -#define XTAL_MODE BIT(31) +#define NB_GPIO1_LATCH 0x8 +#define XTAL_MODE BIT(9) static int armada_3700_xtal_clock_probe(struct platform_device *pdev) {