Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp10322271pxu; Tue, 29 Dec 2020 22:31:20 -0800 (PST) X-Google-Smtp-Source: ABdhPJyMdJU1Kroo1wS8UOPYFHFVD1p9J7M0F+I857ebIXTPcwrf0y6G+xNW3q+fKLMChcejan1N X-Received: by 2002:a17:906:3953:: with SMTP id g19mr47833693eje.429.1609309880022; Tue, 29 Dec 2020 22:31:20 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1609309880; cv=none; d=google.com; s=arc-20160816; b=t3Q3MkBSUkQX+BgL6Fn6zGyeNTiDBTOoJa9RdUmUdbD1XuG6D8vDSlXZccewMwSjLU gCeivbCxoA4I1IsXtjAMoCYAgSqHtDQJL4xjHSK6drYSdDI5+ND9Lg9HFepDctsdwrzG BpFkoBVf5B/2nkTPB5cgnzIhJsYn75rydeP06UD+iMVKGi8TZ3LMxtLUd1vzNY9U4SnA a2gEr0VgwOem52dsty6/2vVpJHzb3dADJmq66Q15OVjs7z4BQflGGdY6ECv1c1UzPleR cKtJWxzqPLul9ymbQQspcalMj0XLauKH1gfrf1pocvZjxRsr8TKdD+eNMdJWcornEs+N 61vg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from:ironport-sdr :ironport-sdr; bh=2Ubk8G0uEyv9PVgU9DAL1m5+yfyBBogrWIuh7UJuSoM=; b=WDpUsy1Se+Iw1kRAV2PbRA+5ArV6OOjzEt3orwkPRcgGwRLPHM/GZvqJ37mmyySzmK /unpOUf/05LbUrV+4wHM+6QAACPvOJQQBLvJ0beGf7UImPenfVS18VFGqk1L6bpXQqKd FLLQYLjTu+0q9gEbM4ubfcKIp1MTGY+JXE87Nh1kG6wmXEyPooqo6KjvpfjOYEVZZMoR mbzGv9QAUYOcsf2Tu7wcnN83YONsWOo2KREyt7NSgys7gCg1j4AC+tn6TToADB4Yyx0o T8HAmwPlqQ1pvgnnqOTTR6YEWiPp2fMzvZaIpBKfJb28boqdmZoO7NeGzOusuBy+MyM1 wBLQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s18si19457214eji.157.2020.12.29.22.30.58; Tue, 29 Dec 2020 22:31:20 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726354AbgL3G3v (ORCPT + 99 others); Wed, 30 Dec 2020 01:29:51 -0500 Received: from mga14.intel.com ([192.55.52.115]:39722 "EHLO mga14.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726144AbgL3G3v (ORCPT ); Wed, 30 Dec 2020 01:29:51 -0500 IronPort-SDR: MUsKRgF4JqlnjKrYWKcGBpg5APpmr9uTl46g0PNRxadXzcE1D6RZmivXkkTachW4OkNS8Bz88B dqzoQCsjfATg== X-IronPort-AV: E=McAfee;i="6000,8403,9849"; a="175798658" X-IronPort-AV: E=Sophos;i="5.78,460,1599548400"; d="scan'208";a="175798658" Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 29 Dec 2020 22:29:10 -0800 IronPort-SDR: iXDd3ReQIYKIjRrJh73QhDSWF/ZEtBpMVL3lxzIztO0LLtoLjIRKplC6WxBEaGtjd9Y5zoqTmM wp+zBjwhUZIg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.78,460,1599548400"; d="scan'208";a="460372421" Received: from ubuntu18.png.intel.com ([10.88.229.38]) by fmsmga001.fm.intel.com with ESMTP; 29 Dec 2020 22:29:07 -0800 From: vijayakannan.ayyathurai@intel.com To: daniel.lezcano@linaro.org, tglx@linutronix.de, robh+dt@kernel.org, catalin.marinas@arm.com, will@kernel.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, andriy.shevchenko@linux.intel.com, mgross@linux.intel.com, wan.ahmad.zainie.wan.mohamad@intel.com, lakshmi.bai.raja.subramanian@intel.com, chen.yong.seow@intel.com, vijayakannan.ayyathurai@intel.com Subject: [PATCH v2 0/2] Add drivers for Intel Keem Bay SoC timer block Date: Wed, 30 Dec 2020 14:25:25 +0800 Message-Id: X-Mailer: git-send-email 2.17.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Vijayakannan Ayyathurai Hi, This patch set adds the driver for Intel Keem Bay SoC timer block, which contains 32-bit general purpose timers, a 64 bit free running counter. Patch 1 holds the Device Tree binding documentation and Patch 2 holds the Device Driver for clocksource and clockevent. It was tested on the Keem Bay evaluation module board. Thanks, Vijay Changes since v1: - Add support for KEEMBAY_TIMER to get selected through Kconfig.platforms. - Add CLOCK_EVT_FEAT_DYNIRQ as part of clockevent feature. - Avoid overlapping reg regions across 2 device nodes. - Simplify 2 device nodes as 1 because both are from same IP block. - Adapt the driver code according to the new simplified devicetree. Vijayakannan Ayyathurai (2): dt-bindings: timer: Add bindings for Intel Keem Bay SoC timer clocksource: Add Intel Keem Bay Timer Support .../bindings/timer/intel,keembay-timer.yaml | 52 ++++ arch/arm64/Kconfig.platforms | 1 + drivers/clocksource/Kconfig | 10 + drivers/clocksource/Makefile | 1 + drivers/clocksource/timer-keembay.c | 225 ++++++++++++++++++ 5 files changed, 289 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/intel,keembay-timer.yaml create mode 100644 drivers/clocksource/timer-keembay.c base-commit: 5c8fe583cce542aa0b84adc939ce85293de36e5e prerequisite-patch-id: bbb340c3a34059ea6960e8b96f5ad3bf0b4ae7b0 prerequisite-patch-id: b71b548284a57a38ce96d9bb523eadfccabd6e02 -- 2.17.1