Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp731739pxu; Wed, 6 Jan 2021 02:55:45 -0800 (PST) X-Google-Smtp-Source: ABdhPJw2Xp64q1TDSqHOi9BoBLDPw8Vpe9RQa6marOwSdsCc+JE6jEX7XvZW22IfHB9tZS4rrXL3 X-Received: by 2002:a17:906:1916:: with SMTP id a22mr2456495eje.536.1609930545809; Wed, 06 Jan 2021 02:55:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1609930545; cv=none; d=google.com; s=arc-20160816; b=tsT13HsUv8qHbxAC5BXX7IJQ2fcVbLWb+fe6GtciisR2koP0VduexwQ1LV4eb0BM9h K8lEdp/2bZbor6MI02KEkStXoNdi46HZE/xU9nIc/FqSTgDkFKDh8Ri5kavGbWpYv8yR sYaJBq3sjRn0KCa+oygmCTtEX0PZx0kfXuYnix4e9oooZZ617CI5+RDG6qyimpQJY8A3 Gs0T/55dk94erDPKAuxhhuo1FSiykhwijX6KV401X/ZgW1uWQYtE8Af2FBYb1qRuGsj0 Q3s7sC1JXpEDg/hXEkIQLAAKX8C6L1vAitN7GuDs4eNR7shSPQmAGGAQxbnTG9o69j8f Tqsw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=RdSuS4O3pgsSJDubp0Sdbb5PmZnWqekG9GBR9kGQ6Ms=; b=yQBAeHR/0tBLfIdbkJD/Qls/BS3M5FQxIE7DJAbMnLJ3CpPpO93P1oVei9bx4KkuZY R+3cJQIcHmENqDhdppFNfwSfwBp7DdHM79c91dAfwf69GHDlyIpolsKr39ibaj710y/h bJ8AFXpWkx5MH9sGdQz32Cm72p9fy+ZjmqfLLdHCBjTnxPsp1/YWX0XnqQ076Isb59JS UfOyG/8xspzmsuQXxkh638hZHCTZR5FWPv3TA5Z9nl0w4iskWabL58DSbneOD+vmNSlq iYEtfS5/IDHnUUC5zlVYqqv7VwLtu9F+lUYtTlJjrf1KkE+eh+Di0BBJtb172FISdtnC foaQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=Kkk0SFcP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x18si871477ejd.80.2021.01.06.02.55.22; Wed, 06 Jan 2021 02:55:45 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=Kkk0SFcP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727141AbhAFKxh (ORCPT + 99 others); Wed, 6 Jan 2021 05:53:37 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51566 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726422AbhAFKxg (ORCPT ); Wed, 6 Jan 2021 05:53:36 -0500 Received: from mail-pg1-x52e.google.com (mail-pg1-x52e.google.com [IPv6:2607:f8b0:4864:20::52e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 548ADC06134C for ; Wed, 6 Jan 2021 02:52:56 -0800 (PST) Received: by mail-pg1-x52e.google.com with SMTP id q7so68698pgm.5 for ; Wed, 06 Jan 2021 02:52:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=RdSuS4O3pgsSJDubp0Sdbb5PmZnWqekG9GBR9kGQ6Ms=; b=Kkk0SFcPdHzsvopRV3ywd32zskF+b41A2+GSBLD4vIOcmgLkZq+LhQnas7D7pNccPA /1e13dclIvT7koa2EYcOwCp3M+2hoQ/Ip+uJEvlMJVRGMZXDiR6BZk1aKoyVtqLb/TD9 2TBQlUSZzI3D8atLNOZsK6C/cs0dXMUwF2pDI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=RdSuS4O3pgsSJDubp0Sdbb5PmZnWqekG9GBR9kGQ6Ms=; b=K4pwCwkh7fuO14/e6gdRYUKIGQ7rgqdhIJZAS8hNI8lrUlayw/Z9BZFx8Z6XAPVm1Z oGcaAoi17vAz1nIRN+v7SXsehEJT2Y8MoJUNwbU5rcbvMI4gWA0fSwjmyysTDqYMj3mB yAKkWn5pp3CfSSx32WHtkpSv3zXwv9kK01XUDyJNXpa/yt5b60ctI3jAx3R2k4kwwCpA 8FlT2VUKoy4w83ktqbeQT7Z06mwXirFP8L/ZYv+Mr0WrhvbEOC5dV1twI2v91K2yvLCo fQX8tjBJwqTG8amBWyyutKH6rSvkBJxXXOXVo5YUg9oDMNXU6jPcjvtFcc+aT7adL7Dg N67A== X-Gm-Message-State: AOAM5329m2qUxP6vIzuPl6p+qBSq0mPQg7BdrMRkLg4NeoPLJRjpHxRy y250sWcsITUK3a4kBhrGHrNJCNIGsB964PyP8tpeQQ== X-Received: by 2002:a63:1a10:: with SMTP id a16mr3806685pga.317.1609930375833; Wed, 06 Jan 2021 02:52:55 -0800 (PST) MIME-Version: 1.0 References: <1608642587-15634-1-git-send-email-weiyi.lu@mediatek.com> <1608642587-15634-11-git-send-email-weiyi.lu@mediatek.com> <1609929721.7491.3.camel@mtksdaap41> In-Reply-To: <1609929721.7491.3.camel@mtksdaap41> From: Ikjoon Jang Date: Wed, 6 Jan 2021 18:52:45 +0800 Message-ID: Subject: Re: [PATCH v6 10/22] clk: mediatek: Add MT8192 basic clocks support To: Weiyi Lu Cc: Rob Herring , Nicolas Boichat , srv_heupstream , Stephen Boyd , open list , Project_Global_Chrome_Upstream_Group@mediatek.com, "moderated list:ARM/Mediatek SoC support" , Matthias Brugger , linux-clk@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Jan 6, 2021 at 6:42 PM Weiyi Lu wrote: > > On Wed, 2021-01-06 at 18:25 +0800, Ikjoon Jang wrote: > > On Tue, Dec 22, 2020 at 9:14 PM Weiyi Lu wrote: > > > > > > Add MT8192 basic clock providers, include topckgen, apmixedsys, > > > infracfg and pericfg. > > > > > > Signed-off-by: Weiyi Lu > > > --- > > > drivers/clk/mediatek/Kconfig | 8 + > > > drivers/clk/mediatek/Makefile | 1 + > > > drivers/clk/mediatek/clk-mt8192.c | 1326 +++++++++++++++++++++++++++++++++++++ > > > drivers/clk/mediatek/clk-mux.h | 15 + > > > 4 files changed, 1350 insertions(+) > > > create mode 100644 drivers/clk/mediatek/clk-mt8192.c > > > > > > > > > > > > diff --git a/drivers/clk/mediatek/clk-mux.h b/drivers/clk/mediatek/clk-mux.h > > > index f5625f4..afbc7df 100644 > > > --- a/drivers/clk/mediatek/clk-mux.h > > > +++ b/drivers/clk/mediatek/clk-mux.h > > > @@ -77,6 +77,21 @@ struct mtk_mux { > > > _width, _gate, _upd_ofs, _upd, \ > > > CLK_SET_RATE_PARENT) > > > > > > +#define MUX_CLR_SET_UPD_FLAGS(_id, _name, _parents, _mux_ofs, \ > > > + _mux_set_ofs, _mux_clr_ofs, _shift, _width, \ > > > + _upd_ofs, _upd, _flags) \ > > > + GATE_CLR_SET_UPD_FLAGS(_id, _name, _parents, _mux_ofs, \ > > > + _mux_set_ofs, _mux_clr_ofs, _shift, _width, \ > > > + 0, _upd_ofs, _upd, _flags, \ > > > + mtk_mux_clr_set_upd_ops) > > > + > > > +#define MUX_CLR_SET_UPD(_id, _name, _parents, _mux_ofs, \ > > > + _mux_set_ofs, _mux_clr_ofs, _shift, _width, \ > > > + _upd_ofs, _upd) \ > > > + MUX_CLR_SET_UPD_FLAGS(_id, _name, _parents, \ > > > + _mux_ofs, _mux_set_ofs, _mux_clr_ofs, _shift, \ > > > + _width, _upd_ofs, _upd, CLK_SET_RATE_PARENT) > > > + > > > > conflicts, these macros are already existed in upstream. > > really? These two macros don't show up in 5.11-rc1 yet. yep, maybe this one: a3ae549917f1 "clk: mediatek: Add new clkmux register API" > > > > struct clk *mtk_clk_register_mux(const struct mtk_mux *mux, > > > struct regmap *regmap, > > > spinlock_t *lock); > > > -- > > > 1.8.1.1.dirty > > > _______________________________________________ > > > Linux-mediatek mailing list > > > Linux-mediatek@lists.infradead.org > > > http://lists.infradead.org/mailman/listinfo/linux-mediatek > > _______________________________________________ > Linux-mediatek mailing list > Linux-mediatek@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-mediatek