Received: by 2002:a05:6a10:2785:0:0:0:0 with SMTP id ia5csp2084534pxb; Sun, 10 Jan 2021 23:45:53 -0800 (PST) X-Google-Smtp-Source: ABdhPJxrBVZ63EMD24a9t99YxCAsKqX7GFb7yB83P+LdGmzhmJmM8E2DmoM/5bayVa1C1+Gt/m63 X-Received: by 2002:a17:907:118e:: with SMTP id uz14mr9948741ejb.83.1610351153117; Sun, 10 Jan 2021 23:45:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1610351153; cv=none; d=google.com; s=arc-20160816; b=Uvi8LZ275UeOhbsM132jqUUzj8LaPiW8CSOICyK2165sRRMXAhpWX+TR6MoSd4Egt2 s+IbxwC8PCMiRQfVYterh7BON8h08Z5uIxQDztWfmA79rSR246GfP7srBc1bMhKiaVHL i1DtofxpkxIEcs6U+gJClCI80w7Qw+4bknH02HE11oFxT89RM9QVQux7o64qo1GI1m+Q rnCw9oLNB3p6+IvMRFCCnVNa7tGG5Pu9DMUzqlMBRbO54TpI8HIPK5FaZPApP1d2oioG WuZh8/JgKEfVNsurFI7kTQWBIfNeckKcE58dOrNLlmBEpvxZC3BWx1XCWvhBXhLBGWzn ZB0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=UVg+kes3g3eS9SpY147ayDCUyI6vMUvpIqv/82YJ1ZM=; b=DgceKgRD1cJbYhZ9rUFyEarZb3HGLlWsISg83krZoDCfiLaHMGC+NYEB3Lv0UaU0RB tHi0bkH9iLwDZwwGloI/kp+VGA6ecN5DHYaRepzcOKzaNcuJTe1ZjZHFfLdGkbj9fM7Q 0qyZwjmghXDXUW7PFHwWuwhx9K32ef/sfzzKGpPA9by8FRbApK9YqNFyhC9B7I/CacD6 4Io+N005slImsoqk/p5bnhDgsWCVRpTWwAEH6OcWHr5p9WOqExqTnlELlCXdBNTY7SoR obrt5xmElGsRm2uNbdYvU9BQC3V2NsvXS4WYDnIwqOMaVKK+V1f3ITZ5A9ENE6XEt/WJ GtyQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i1si6593436edy.450.2021.01.10.23.45.29; Sun, 10 Jan 2021 23:45:53 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727693AbhAKHoo (ORCPT + 99 others); Mon, 11 Jan 2021 02:44:44 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:36036 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727283AbhAKHon (ORCPT ); Mon, 11 Jan 2021 02:44:43 -0500 X-UUID: 3dc67136ad5d4e48b333a4ec52266c16-20210111 X-UUID: 3dc67136ad5d4e48b333a4ec52266c16-20210111 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1224801398; Mon, 11 Jan 2021 15:43:57 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs05n2.mediatek.inc (172.21.101.140) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 11 Jan 2021 15:43:55 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 11 Jan 2021 15:43:55 +0800 From: Yongqiang Niu To: CK Hu , Philipp Zabel , Rob Herring , Matthias Brugger CC: David Airlie , Daniel Vetter , Mark Rutland , , , , , , , Hsin-Yi Wang , Yongqiang Niu Subject: [PATCH v3, 00/15] drm/mediatek: add support for mediatek SOC MT8192 Date: Mon, 11 Jan 2021 15:43:36 +0800 Message-ID: <1610351031-21133-1-git-send-email-yongqiang.niu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series are based on 5.11-rc1 and SoC MT8183, and provide 15 patch to support mediatek SOC MT8192 Changes since v2: - fix review comment in v2 - add pm runtime for gamma and color - move ddp path select patch to mmsys series - remove some useless patch Yongqiang Niu (15): dt-bindings: mediatek: add description for postmask dt-bindings: mediatek: add description for mt8192 display arm64: dts: mt8192: add display node drm/mediatek: add component OVL_2L2 drm/mediatek: add component POSTMASK drm/mediatek: add component RDMA4 drm/mediatek: enable OVL_LAYER_SMI_ID_EN for multi-layer usecase drm/mediatek: check if fb is null drm/mediatek: Add pm runtime support for gamma drm/mediatek: Add pm runtime support for color drm/mediatek: fix aal size config drm/mediatek: separate ccorr module drm/mediatek: add matrix bits private data for ccorr drm/mediatek: add DDP support for MT8192 drm/mediatek: add support for mediatek SOC MT8192 .../bindings/display/mediatek/mediatek,disp.txt | 3 +- arch/arm64/boot/dts/mediatek/mt8192.dtsi | 134 +++++++++++ drivers/gpu/drm/mediatek/Makefile | 4 +- drivers/gpu/drm/mediatek/mtk_disp_ccorr.c | 245 +++++++++++++++++++++ drivers/gpu/drm/mediatek/mtk_disp_color.c | 5 + drivers/gpu/drm/mediatek/mtk_disp_gamma.c | 5 + drivers/gpu/drm/mediatek/mtk_disp_ovl.c | 34 ++- drivers/gpu/drm/mediatek/mtk_disp_postmask.c | 161 ++++++++++++++ drivers/gpu/drm/mediatek/mtk_disp_rdma.c | 6 + drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 35 +++ drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 98 +-------- drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h | 1 + drivers/gpu/drm/mediatek/mtk_drm_drv.c | 52 ++++- drivers/gpu/drm/mediatek/mtk_drm_drv.h | 2 + 14 files changed, 687 insertions(+), 98 deletions(-) create mode 100644 drivers/gpu/drm/mediatek/mtk_disp_ccorr.c create mode 100644 drivers/gpu/drm/mediatek/mtk_disp_postmask.c -- 1.8.1.1.dirty