Received: by 2002:a05:6a10:2785:0:0:0:0 with SMTP id ia5csp449276pxb; Wed, 13 Jan 2021 07:34:34 -0800 (PST) X-Google-Smtp-Source: ABdhPJzMdg3WYNjfB2r/+01tIq/QNJQTlr+maKVTaeUxJxy17eMQpjLsH3uS/V+WDrZu7+ufsoA7 X-Received: by 2002:a05:6402:c4:: with SMTP id i4mr2212508edu.152.1610552074111; Wed, 13 Jan 2021 07:34:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1610552074; cv=none; d=google.com; s=arc-20160816; b=duVDVKGxrNzZfesLTYhx4dwyicixTgY0Fh4jXZXO7qxySUbnaBOfIis9IeqbDXsf60 ICsPbEEJ91mf0mjpycEDU02Q8tQL298dad4pLKWjWCHXtBgVCCenwQv0Dia2Wslsu1IC GZoRRxXjpbVQt7bndPutHw/I94pTBEGO5HkUqlOQfCHfZBjr5rDZZsulhz7VQ2PMZ0Qm BOU0DZAxiCOg50/hF1iBVstGERuA7BC4dxG0GINCWmclz8DwUCCIRJS5GJsW0EtTUinw ojsualgDgS7E9vRYTC0L++zSyIfGbRcP18+8AzDOfz22VI/C2uMqDTKCRK/nA+8bLeYC 1mlw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version:date :message-id:subject:references:in-reply-to:cc:to:from:dkim-signature; bh=GTIZMMMB3zqnKcuQG4lBbArADTNfXI3hZVjcF5UjH4I=; b=qrsQRLWWtvFi2DHXlLEOGzdwWCa6ud0xVey3ywu1xcjqpY+Z2ezEaLVGki/wyQgyS2 r1hv/Itgj0gNYXpv6M2J1Wxb/7HQEPuzxwCKzYGid2BpWV5N80Kl2NDBvhKa07dYC1MY jX0hPRdZHnTBYmzuy2cnlIaXM5hjNxN+92un3FSDKed55zamHWiXbvhU1ybXhKPoossU n42SjdInsSYboF5loYh6hy6ONGhQK2gzXhmjueQ8XADpkGg8EgGyB6BwgGEmXNylZ7OM n+5b4GBLEp2e0PxM6cJ+069e1jCOZas12/saN87py6GCZui8EOgKJrZ9Xb+hJ8O6OCCl Pjqw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=mw249fIN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dn23si1078520edb.27.2021.01.13.07.34.09; Wed, 13 Jan 2021 07:34:34 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=mw249fIN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727525AbhAMPaG (ORCPT + 99 others); Wed, 13 Jan 2021 10:30:06 -0500 Received: from mail.kernel.org ([198.145.29.99]:34122 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726775AbhAMPaG (ORCPT ); Wed, 13 Jan 2021 10:30:06 -0500 Received: by mail.kernel.org (Postfix) with ESMTPSA id 05C7323383; Wed, 13 Jan 2021 15:29:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1610551765; bh=PHjVF9XXPvKg6/Tdjg1GEBq/X/hLVqnaQSAZDktWM6s=; h=From:To:Cc:In-Reply-To:References:Subject:Date:From; b=mw249fIN7eWt1+14k/RnfW88lJAHqPsy83R2WuvBH7KsID4IU770F4wtYGUlQAwYC iNFsda3CTiiOyYZ8bsf+R7SWhfsRf/Mw1vqqpIafJ9lLEfAI/PKMriN6LNn3t1trg9 xM4OVVvNrR9SX9FNfF4X+SNAi61NWCIaGgiwVie4+RQ4TZPFRk5GZdWhv0JgvscxTS 3XS6zMK7MxgffNqYXS8RUPZaZ+TqhN3R01QlvlAs2VUDDcYuFfgSmSLZdQQuu92enn lueuIvlHCSrilB+4W6cDwA+6Fh1Dyvu5KfdwkONavmtiMT7sU0j7unwmwS3Usj9bfV yU8384u8Iiesw== From: Mark Brown To: linux-kernel@vger.kernel.org, "Ramuthevar, Vadivel MuruganX" , linux-spi@vger.kernel.org Cc: vigneshr@ti.com, qi-ming.wu@intel.com, cheol.yong.kim@intel.com, p.yadav@ti.com, linux-mtd@lists.infradead.org In-Reply-To: <20201124041840.31066-1-vadivel.muruganx.ramuthevar@linux.intel.com> References: <20201124041840.31066-1-vadivel.muruganx.ramuthevar@linux.intel.com> Subject: Re: [PATCH v9 0/5] spi: cadence-quadspi: Add QSPI controller support for Intel LGM SoC Message-Id: <161055171029.21847.3382759454400721764.b4-ty@kernel.org> Date: Wed, 13 Jan 2021 15:28:30 +0000 MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 24 Nov 2020 12:18:35 +0800, Ramuthevar, Vadivel MuruganX wrote: > Add QSPI controller support for Intel LGM SoC. > > Patches to move move bindings over to > "Documentation/devicetree/bindings/spi/" directory and also added compatible > Support for Intel platform. > > dt-bindings: spi: cadence-qspi: Add support for Intel lgm-qspi > (earlier patch mail thread and Ack-by) > link: "https://lore.kernel.org/lkml/5d6d1b85.1c69fb81.96938.0315@mx.google.com/" > > [...] Applied to https://git.kernel.org/pub/scm/linux/kernel/git/broonie/spi.git for-next Thanks! [1/5] spi: cadence-quadspi: Add QSPI support for Intel LGM SoC commit: ab2d28750aacb773dc42d72fbad59146e8a6db5e [2/5] spi: cadence-quadspi: Disable the DAC for Intel LGM SoC commit: ad2775dc3fc5d30dd51984ccbaa736cc7ea9caca [3/5] spi: cadence-quadspi: Add multi-chipselect support for Intel LGM SoC commit: b436fb7d29bfa48ff5e00cbf413609c7a6d4d81e [4/5] spi: Move cadence-quadspi.txt to Documentation/devicetree/bindings/spi commit: eb4aadc31ef4224b926d5165048cb297f4bda34f [5/5] dt-bindings: spi: cadence-qspi: Add support for Intel lgm-qspi commit: fcebca39938fa9f6ed03f27fc75645ad7fd489e9 All being well this means that it will be integrated into the linux-next tree (usually sometime in the next 24 hours) and sent to Linus during the next merge window (or sooner if it is a bug fix), however if problems are discovered then the patch may be dropped or reverted. You may get further e-mails resulting from automated or manual testing and review of the tree, please engage with people reporting problems and send followup patches addressing any issues that are reported if needed. If any updates are required or you are submitting further changes they should be sent as incremental updates against current git, existing patches will not be replaced. Please add any relevant lists and maintainers to the CCs when replying to this mail. Thanks, Mark