Received: by 2002:a05:6a10:2785:0:0:0:0 with SMTP id ia5csp132864pxb; Thu, 14 Jan 2021 01:41:15 -0800 (PST) X-Google-Smtp-Source: ABdhPJya/Gz/rfrwMIY+L/QlSreuaHw4ANaR0rhBhlWzP49APKhBkQF0ZJvGitIbGuq9nTkc/ot9 X-Received: by 2002:a17:906:f8d4:: with SMTP id lh20mr4736879ejb.442.1610617274975; Thu, 14 Jan 2021 01:41:14 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1610617274; cv=none; d=google.com; s=arc-20160816; b=rPwDxasImKDq9QZh8PutxIA98PMgTElGoj7o5oKt/KSgi8CrJ2NkjyFf7dMtqZTbiD +r4oyw1qcaLGqdJCTFZ2yJfe9GUQWKe9z8sLF0Mb5XDNvUA87cesyysCCagwsXD+dSfZ 9npqyfMNSXcWGR4JaRNPi9BW3Oz/jdwsn1kU5NiQE/rV9kz7lSHVRNw2QyqCfSQF2Cdu BCeLGD3dBf5HzJfXrB7uHnSpR2C5rrnBIkgozq8Z69KaOZ1vW71zceYlxZ4FmDGmpQWQ 5gQzjxV2bs9xXQrfKQiqXCyMBNk3m/+uBhy3XVL4ojR7f3elOVr/7f1PoPpYOcU8kUJS bYiQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:user-agent :content-transfer-encoding:references:in-reply-to:date:cc:to:from :subject:message-id; bh=l1NDUKgJmv/R5dgo6+MKmR+UtwI9iVzi9eA57El50IM=; b=iuaqPvrfi8cu6JcXFePSnvMAN1GiIZLYH8KPEPH5F+S5whTsEff9RxuKsRAGshzuBV kZPOO8Y2BHBy9JXuQPofYU8PyudKmFxRZ8+Hdl90w7Kosf2PeOut9ZSuJAbVjoj3HadA 63X0j9Lznw2Fn+K7cOZXPoZUvLbMZjq4d3Xiudf1KlfgNzNZmv8bLnACxgos1fweZqYc TVQeyitU49b2Gay/eMMbi7pOpwdWER39fXrTOZ9pVAyNze3w9rWrMmPJG6AIqz7WDHWx lpZgYuTDXELwpsPcYSy85h5enXkbZIyZlIdwLPfRktqf/xchJIO3IEnRFlogNQx1IymN pbIA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w13si1087604edq.171.2021.01.14.01.40.51; Thu, 14 Jan 2021 01:41:14 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728146AbhANJkP convert rfc822-to-8bit (ORCPT + 99 others); Thu, 14 Jan 2021 04:40:15 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58962 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728386AbhANJkE (ORCPT ); Thu, 14 Jan 2021 04:40:04 -0500 Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BC74BC061786 for ; Thu, 14 Jan 2021 01:39:31 -0800 (PST) Received: from lupine.hi.pengutronix.de ([2001:67c:670:100:3ad5:47ff:feaf:1a17] helo=lupine) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1kzz6B-00043Z-JS; Thu, 14 Jan 2021 10:39:23 +0100 Received: from pza by lupine with local (Exim 4.92) (envelope-from ) id 1kzz6B-0003ko-6U; Thu, 14 Jan 2021 10:39:23 +0100 Message-ID: <80d4d9b16628847c59a7f94a7c002d8ce859b0ca.camel@pengutronix.de> Subject: Re: [PATCH 1/3] dt-bindings: reset: microchip sparx5 reset driver bindings From: Philipp Zabel To: Steen Hegelund , Rob Herring Cc: Microchip Linux Driver Support , Alexandre Belloni , Gregory Clement , linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org Date: Thu, 14 Jan 2021 10:39:23 +0100 In-Reply-To: <20210113201915.2734205-2-steen.hegelund@microchip.com> References: <20210113201915.2734205-1-steen.hegelund@microchip.com> <20210113201915.2734205-2-steen.hegelund@microchip.com> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8BIT User-Agent: Evolution 3.30.5-1.1 MIME-Version: 1.0 X-SA-Exim-Connect-IP: 2001:67c:670:100:3ad5:47ff:feaf:1a17 X-SA-Exim-Mail-From: p.zabel@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Steen, On Wed, 2021-01-13 at 21:19 +0100, Steen Hegelund wrote: > Signed-off-by: Steen Hegelund > --- > .../bindings/reset/microchip,rst.yaml | 52 +++++++++++++++++++ > 1 file changed, 52 insertions(+) > create mode 100644 Documentation/devicetree/bindings/reset/microchip,rst.yaml > > diff --git a/Documentation/devicetree/bindings/reset/microchip,rst.yaml b/Documentation/devicetree/bindings/reset/microchip,rst.yaml > new file mode 100644 > index 000000000000..b5526753e85d > --- /dev/null > +++ b/Documentation/devicetree/bindings/reset/microchip,rst.yaml > @@ -0,0 +1,52 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: "http://devicetree.org/schemas/reset/microchip,rst.yaml#" > +$schema: "http://devicetree.org/meta-schemas/core.yaml#" > + > +title: Microchip Sparx5 Switch Reset Controller > + > +maintainers: > + - Steen Hegelund > + - Lars Povlsen > + > +description: | > + The Microchip Sparx5 Switch provides reset control and implements the following > + functions > + - One Time Switch Core Reset (Soft Reset) > + > +properties: > + $nodename: > + pattern: "^reset-controller@[0-9a-f]+$" > + > + compatible: > + const: microchip,sparx5-switch-reset > + > + reg: > + maxItems: 1 > + > + "#reset-cells": > + const: 1 > + > + syscons: > + $ref: "/schemas/types.yaml#/definitions/phandle-array" > + description: Array of syscons used to access reset registers > + minItems: 2 The order seems to be important in the driver, so this should specify which is the CPU syscon and which is the GCB syscon. I'm not sure if it would be better to have two separately named syscon properties with a single phandle each. regards Philipp