Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp2600387pxb; Tue, 19 Jan 2021 01:00:29 -0800 (PST) X-Google-Smtp-Source: ABdhPJwrdNLIuyQ1vHyLpXWiBtE2YD1aWN+VcUQnSxDU8DYOmGexlxPQ6fzmlEZ5yK0ieG0xXc04 X-Received: by 2002:a17:906:bfcc:: with SMTP id us12mr2294595ejb.163.1611046829756; Tue, 19 Jan 2021 01:00:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611046829; cv=none; d=google.com; s=arc-20160816; b=O1tsFLWhQpsh8/PlzlajQoPq+uPAIjUOntt/c1CQn3UpzLn8ND53nHDv/HF2+jkn9O 8hDdOpfX3Nkx1Z6mpdaAynZDahNE09wcduvhmhkztZyRbMO+iG9pOmeSZCAa2ZAf0g+4 Ta3eP8WQwlp5QkOi0K2w2yvGwQWPaMUgjUqmfOHxtOujIPLmejm8VyKkk1WzfvtJc0M4 hhNtcJdW5eAHyxUJ3x+6+5KQSDcSqDW9RG+QrUHx56lnin8rL+6pQbBk/VPyDwLDwF/t QnqVpbFnwrPt0f+6ArbUf7Q5S3XO+nUdSVBVp5jHTWYzzJsXUuVAzxcpjD+5GGOoo5/o bYjw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from; bh=fMWbCxXN66OVLrsG2zwzPXGHGUm0Z1aSKFkU6EI97W8=; b=B1CYYq3l0bic3JST5Vpby6fYrm/OId5rIzN187TKfmwzeEfz7etB0aZ5BsxQgF+KPP jyqmJ5dfTM5b3Dnv1Y25uh4fSEnH9nCn9MGHsyXuav7VxK9sj52pxOV0btuayoZKNrqA hTXBpmMyOGv9IvoE4V026MOxPTbccTdlmfHQcqsFtkA27VGrhVg2lr0PBznvLrEgzCLD j4hE95Sl3wFiutPbIhZWE47rwwFnrO8iiPfZFRZfo7F1/RFGysx5ARuWtsd45J8JpQP7 9g7Bo1OSUkgofqcCzroUO7NxkNYSfhmyIvK3UaIsbJHI/ZneDmmh/QfHIFnBK7K/wlTn VsQQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=OXgWlOYC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g9si8003564edn.361.2021.01.19.01.00.00; Tue, 19 Jan 2021 01:00:29 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=OXgWlOYC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731318AbhASI5O (ORCPT + 99 others); Tue, 19 Jan 2021 03:57:14 -0500 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:6161 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731061AbhASI4s (ORCPT ); Tue, 19 Jan 2021 03:56:48 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Tue, 19 Jan 2021 00:56:07 -0800 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 19 Jan 2021 08:56:04 +0000 Received: from jckuo-lt.nvidia.com (172.20.145.6) by mail.nvidia.com (172.20.187.13) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Tue, 19 Jan 2021 08:56:01 +0000 From: JC Kuo To: , , , , CC: , , , , , JC Kuo Subject: [PATCH v6 04/15] phy: tegra: xusb: tegra210: Do not reset UPHY PLL Date: Tue, 19 Jan 2021 16:55:35 +0800 Message-ID: <20210119085546.725005-5-jckuo@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210119085546.725005-1-jckuo@nvidia.com> References: <20210119085546.725005-1-jckuo@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1611046567; bh=fMWbCxXN66OVLrsG2zwzPXGHGUm0Z1aSKFkU6EI97W8=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:MIME-Version:X-NVConfidentiality: Content-Transfer-Encoding:Content-Type; b=OXgWlOYCw4Z8aMnl1uoD6xlI3VFrl8wFlnP5EgB/rAkdApXrP1ajT8mLbhQNV9ocf lcANcNDH0r7wecrQtJnl4OhvBqbwucf+HEhdx0j8P5IH5ikJnJig9VCYPTl4vnDZnD CMSnpVSSKO1j7HdwJGonePClfVpBmNJsrOZ0q1Eau/H45RpZ4DG6QT9KAzoUJtlfu7 NstyrW2X1FV9zvkUyxZjSpEe2juvnLuZXps9kgJYnEZsnOjXmyTsTwZ3jxehkVXJli +lFd88iq1lpiSCoDT4u78fhzg9Ct9NnlStTCVeBCv9mXPBiZCtsuEbOiuSfJaNhaTK xW9lNz9Kal2fQ== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Once UPHY PLL hardware power sequencer is enabled, do not assert reset to PEX/SATA PLLs, otherwise UPHY PLL operation will be broken. This commit removes reset_control_assert(pcie->rst) and reset_control_assert(sata->rst) from PEX/SATA UPHY disable procedure. Signed-off-by: JC Kuo --- v6: no change v5: no change v4: no change v3: new, was a part of "phy: tegra: xusb: Rearrange UPHY init on Tegra210" drivers/phy/tegra/xusb-tegra210.c | 2 -- 1 file changed, 2 deletions(-) diff --git a/drivers/phy/tegra/xusb-tegra210.c b/drivers/phy/tegra/xusb-teg= ra210.c index 4dc9286ec1b8..9bfecdfecf35 100644 --- a/drivers/phy/tegra/xusb-tegra210.c +++ b/drivers/phy/tegra/xusb-tegra210.c @@ -502,7 +502,6 @@ static void tegra210_pex_uphy_disable(struct tegra_xusb= _padctl *padctl) if (--pcie->enable > 0) return; =20 - reset_control_assert(pcie->rst); clk_disable_unprepare(pcie->pll); } =20 @@ -739,7 +738,6 @@ static void tegra210_sata_uphy_disable(struct tegra_xus= b_padctl *padctl) if (--sata->enable > 0) return; =20 - reset_control_assert(sata->rst); clk_disable_unprepare(sata->pll); } =20 --=20 2.25.1