Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Date:   Tue, 19 Jan 2021 15:07:26 +0100
From:   Thierry Reding <thierry.reding@gmail.com>
To:     JC Kuo <jckuo@nvidia.com>
Cc:     gregkh@linuxfoundation.org, robh@kernel.org, jonathanh@nvidia.com,
        kishon@ti.com, linux-tegra@vger.kernel.org,
        linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org,
        devicetree@vger.kernel.org, nkristam@nvidia.com
Subject: Re: [PATCH v6 00/15] Tegra XHCI controller ELPG support
Message-ID: <YAbnnjLKW43cwlDS@ulmo>
References: <20210119085546.725005-1-jckuo@nvidia.com>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
        protocol="application/pgp-signature"; boundary="7FdDSoIoMbtVUw/Z"
Content-Disposition: inline
In-Reply-To: <20210119085546.725005-1-jckuo@nvidia.com>
User-Agent: Mutt/2.0.4 (26f41dd1) (2020-12-30)
Precedence: bulk


--7FdDSoIoMbtVUw/Z
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Tue, Jan 19, 2021 at 04:55:31PM +0800, JC Kuo wrote:
> Tegra XHCI controler can be placed in ELPG (Engine Level PowerGated)
> state for power saving when all of the connected USB devices are in
> suspended state. This patch series includes clk, phy and pmc changes
> that are required for properly place controller in ELPG and bring
> controller out of ELPG.
>=20
> JC Kuo (15):
>   clk: tegra: Add PLLE HW power sequencer control
>   clk: tegra: Don't enable PLLE HW sequencer at init
>   phy: tegra: xusb: Move usb3 port init for Tegra210
>   phy: tegra: xusb: tegra210: Do not reset UPHY PLL
>   phy: tegra: xusb: Rearrange UPHY init on Tegra210
>   phy: tegra: xusb: Add Tegra210 lane_iddq operation
>   phy: tegra: xusb: Add sleepwalk and suspend/resume
>   soc/tegra: pmc: Provide USB sleepwalk register map
>   arm64: tegra210: XUSB PADCTL add "nvidia,pmc" prop
>   dt-bindings: phy: tegra-xusb: Add nvidia,pmc prop
>   phy: tegra: xusb: Add wake/sleepwalk for Tegra210
>   phy: tegra: xusb: Tegra210 host mode VBUS control
>   phy: tegra: xusb: Add wake/sleepwalk for Tegra186
>   usb: host: xhci-tegra: Unlink power domain devices
>   xhci: tegra: Enable ELPG for runtime/system PM

Greg, Kishon,

it might be best if one of you merged the whole set, except perhaps the
arm64 device tree change, because there's a lot of build-time
dependencies here that would be non-trivial to resolve otherwise. I
could prepare branches that model the dependencies correctly, but the
USB branch with the last two patches is ultimately going to depend on
all the rest anyway and pull that in, so the result is the same.

Thierry

--7FdDSoIoMbtVUw/Z
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAABCAAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmAG554ACgkQ3SOs138+
s6H9rw//UahFAahmjZKmXDHNOMVyQVuQtoD55kh38++h2kK7+GW3eNx3ndswu1eY
7rSMJGd1P99gd271mofobnujRwVBcV1P0UYnNfVaDRdyZU98REoiwuX5VtsZ2gVZ
I8xPGc8Ud9PmkisXH4PWAu6Taykd22dHbKwzY+l5srVWsALIG+t9i2o8ccw6FZFJ
q5VYjqpKRJNlb9eziJ1OkgW4PH9Rwl1Bf9rrDRp/i5RQzNjPLnZaaOg6BFjPrQ3X
MLQB7ucVAHVs5BK5hAzBwLt/AXdvblbTq6IovTfl11PwZzDXNHEo/d/Oy0r0u4kG
ihvqqw25mczwWoUAuNI2QYUvs456tfuPdA/DrM0a4W3+R/IORj71C6HTgh/67K15
AOzhYOlW1ekwl/UtNTOp4vtFSbl0+2Rv3PMenSYFxMWG6GfNFhp5iB87pfB+uTUt
KO6FMrinD2QeM+A+eZBUFT1HhTikmicI+2vjN7d7RUrbH5gEwz9aJOhTdDQqpExh
NTvY75CO+Dasb38bAtr2I4NAIl0MIE1lF+7k3Py9z67gVZagY4r7a75RKwMRusGv
Nm4iCrs7OR2aaUL5j5+ANShl7j1x5nnDTcFxUwQElXsiegtxZ1nILZNsaJT4dt0n
CBRcCdWceMfX97Bf3Ec8jjQZTDDWaGkai75jG2kxalg5ZPbQgv4=
=LKox
-----END PGP SIGNATURE-----

--7FdDSoIoMbtVUw/Z--