Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp280547pxb; Thu, 21 Jan 2021 07:02:42 -0800 (PST) X-Google-Smtp-Source: ABdhPJxssjChrXSXjhmAyhOTDmvalHaVg9w5qRYFdvZlXGxT2fZ6nPYaVEzedgCvZfgRZoc4kbuE X-Received: by 2002:a05:6402:4d2:: with SMTP id n18mr11617025edw.309.1611241362522; Thu, 21 Jan 2021 07:02:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611241362; cv=none; d=google.com; s=arc-20160816; b=qCJi4ger38VNyOLXdU4S3nmD35KKli8JHwcxerc6PFc8MLxCxZhouFogBNQwNKZfhb 5huTA4AgQX+B0pVkV4yKHaJ/x3a8/0aVyRsCIMJmg7DkzpQy3z4I/WF1nRYnrW2RN2Au ERMdSBxM45o2qzFibPjRhNn/AogW7ZLXBhYSHY58KEdkl3/ePnzATciVX5s0nYHkIcuY QxT9bwZLPEJVIqArtJUwSa9fdmJv0xEP6RodDXCPjT9YPEwntcb7/9oswZs4iFdOy9QP ZBUZg1Hb8nYIB4ZepAb9owad52tXe/CQsVAqc9V+9LQKChPArtjaHzeDN/T87OiQs+3y Yf8A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature; bh=PtWXpPfLZmHaEBTIn274KmXUHiXL6U3L2tnVRzASGNg=; b=G/FrdfOw1jaXk878DMVAt+KId0UXDiffjW0tOnKwonWWhXeEsIcaVBzS6ZPGg01RRy jqgJqipung5RzRzmOeWPt+BGB5ZGFcFMDwu5aeN8P18FvvBm7ya9ZhR6+iIKAcbU/rqZ c6YRz/p81I5UC3nJj4EQ8+5HRjbvuPj716b/dBZliSSQ9yvSZo1uUYs70nnwsO8DlBTJ Q30x0vqfev5kp3Li0dUzNzRE2q3FEWDTc3djBtc+2in0uZ+FSGxLGnl2/UuG04kfI9fi 888jurNsg5a9p1jwbnRAdZLQU9oUMr/EEk0XdAu62BKe8RXbSh6YW+pXIFCNmCN+Ik/7 PWyw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=mDGAmtXx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id by3si2273270edb.233.2021.01.21.07.01.58; Thu, 21 Jan 2021 07:02:42 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=mDGAmtXx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731899AbhAUPAn (ORCPT + 99 others); Thu, 21 Jan 2021 10:00:43 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:56770 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731290AbhAUPA0 (ORCPT ); Thu, 21 Jan 2021 10:00:26 -0500 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 10LExUt6103084; Thu, 21 Jan 2021 08:59:30 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1611241170; bh=PtWXpPfLZmHaEBTIn274KmXUHiXL6U3L2tnVRzASGNg=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=mDGAmtXxyag52vzhTWCN2mOpZs/hK+8BI+HWCAo0F7iVGgThb97cCndAyXR0mvhvO p+Ae7O5zwy62G435roqg7yHCnX4fPGDHweYy70cS2lI0mB3JfMo13w4s90jle9sIE1 dACGvlRsdc8yqBqOZsSrV7o0LKcgeN26QUe6jMzY= Received: from DLEE115.ent.ti.com (dlee115.ent.ti.com [157.170.170.26]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 10LExU5J081746 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 21 Jan 2021 08:59:30 -0600 Received: from DLEE103.ent.ti.com (157.170.170.33) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Thu, 21 Jan 2021 08:59:30 -0600 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Thu, 21 Jan 2021 08:59:30 -0600 Received: from [10.250.232.169] (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 10LExQLJ087763; Thu, 21 Jan 2021 08:59:27 -0600 Subject: Re: [PATCH] arm64: dts: ti: k3: mmc: fix dtbs_check warnings To: Grygorii Strashko , Nishanth Menon , , , Faiz Abbas CC: , Rob Herring , Vignesh Raghavendra , Ulf Hansson References: <20210115193016.5581-1-grygorii.strashko@ti.com> From: Aswath Govindraju Message-ID: Date: Thu, 21 Jan 2021 20:29:25 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <20210115193016.5581-1-grygorii.strashko@ti.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 16/01/21 1:00 am, Grygorii Strashko wrote: > Now the dtbs_check produces below warnings > sdhci@4f80000: clock-names:0: 'clk_ahb' was expected > sdhci@4f80000: clock-names:1: 'clk_xin' was expected > $nodename:0: 'sdhci@4f80000' does not match '^mmc(@.*)?$' > > Fix above warnings by updating mmc DT definitions to follow > sdhci-am654.yaml bindings: > - rename sdhci dt nodes to 'mmc@' > - swap clk_xin/clk_ahb clocks, the clk_ahb clock expected to be defined > first > > Signed-off-by: Grygorii Strashko Reviewed-by: Aswath Govindraju > --- > arch/arm64/boot/dts/ti/k3-am65-main.dtsi | 4 ++-- > arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 8 ++++---- > arch/arm64/boot/dts/ti/k3-j721e-main.dtsi | 18 +++++++++--------- > 3 files changed, 15 insertions(+), 15 deletions(-) > > diff --git a/arch/arm64/boot/dts/ti/k3-am65-main.dtsi b/arch/arm64/boot/dts/ti/k3-am65-main.dtsi > index 12591a854020..ceb579fb427d 100644 > --- a/arch/arm64/boot/dts/ti/k3-am65-main.dtsi > +++ b/arch/arm64/boot/dts/ti/k3-am65-main.dtsi > @@ -256,7 +256,7 @@ > #size-cells = <0>; > }; > > - sdhci0: sdhci@4f80000 { > + sdhci0: mmc@4f80000 { > compatible = "ti,am654-sdhci-5.1"; > reg = <0x0 0x4f80000 0x0 0x260>, <0x0 0x4f90000 0x0 0x134>; > power-domains = <&k3_pds 47 TI_SCI_PD_EXCLUSIVE>; > @@ -280,7 +280,7 @@ > dma-coherent; > }; > > - sdhci1: sdhci@4fa0000 { > + sdhci1: mmc@4fa0000 { > compatible = "ti,am654-sdhci-5.1"; > reg = <0x0 0x4fa0000 0x0 0x260>, <0x0 0x4fb0000 0x0 0x134>; > power-domains = <&k3_pds 48 TI_SCI_PD_EXCLUSIVE>; > diff --git a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi > index 4e39f0325c03..3f23b913b498 100644 > --- a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi > +++ b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi > @@ -506,8 +506,8 @@ > reg = <0x00 0x04f80000 0x00 0x260>, <0x00 0x4f88000 0x00 0x134>; > interrupts = ; > power-domains = <&k3_pds 91 TI_SCI_PD_EXCLUSIVE>; > - clock-names = "clk_xin", "clk_ahb"; > - clocks = <&k3_clks 91 3>, <&k3_clks 91 0>; > + clock-names = "clk_ahb", "clk_xin"; > + clocks = <&k3_clks 91 0>, <&k3_clks 91 3>; > ti,otap-del-sel-legacy = <0x0>; > ti,otap-del-sel-mmc-hs = <0x0>; > ti,otap-del-sel-ddr52 = <0x6>; > @@ -525,8 +525,8 @@ > reg = <0x00 0x04fb0000 0x00 0x260>, <0x00 0x4fb8000 0x00 0x134>; > interrupts = ; > power-domains = <&k3_pds 92 TI_SCI_PD_EXCLUSIVE>; > - clock-names = "clk_xin", "clk_ahb"; > - clocks = <&k3_clks 92 2>, <&k3_clks 92 1>; > + clock-names = "clk_ahb", "clk_xin"; > + clocks = <&k3_clks 92 1>, <&k3_clks 92 2>; > ti,otap-del-sel-legacy = <0x0>; > ti,otap-del-sel-sd-hs = <0x0>; > ti,otap-del-sel-sdr12 = <0xf>; > diff --git a/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi > index 2d526ea44a85..8c84dafb7125 100644 > --- a/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi > +++ b/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi > @@ -1032,13 +1032,13 @@ > clock-names = "gpio"; > }; > > - main_sdhci0: sdhci@4f80000 { > + main_sdhci0: mmc@4f80000 { > compatible = "ti,j721e-sdhci-8bit"; > reg = <0x0 0x4f80000 0x0 0x1000>, <0x0 0x4f88000 0x0 0x400>; > interrupts = ; > power-domains = <&k3_pds 91 TI_SCI_PD_EXCLUSIVE>; > - clock-names = "clk_xin", "clk_ahb"; > - clocks = <&k3_clks 91 1>, <&k3_clks 91 0>; > + clock-names = "clk_ahb", "clk_xin"; > + clocks = <&k3_clks 91 0>, <&k3_clks 91 1>; > assigned-clocks = <&k3_clks 91 1>; > assigned-clock-parents = <&k3_clks 91 2>; > bus-width = <8>; > @@ -1054,13 +1054,13 @@ > dma-coherent; > }; > > - main_sdhci1: sdhci@4fb0000 { > + main_sdhci1: mmc@4fb0000 { > compatible = "ti,j721e-sdhci-4bit"; > reg = <0x0 0x04fb0000 0x0 0x1000>, <0x0 0x4fb8000 0x0 0x400>; > interrupts = ; > power-domains = <&k3_pds 92 TI_SCI_PD_EXCLUSIVE>; > - clock-names = "clk_xin", "clk_ahb"; > - clocks = <&k3_clks 92 0>, <&k3_clks 92 5>; > + clock-names = "clk_ahb", "clk_xin"; > + clocks = <&k3_clks 92 5>, <&k3_clks 92 0>; > assigned-clocks = <&k3_clks 92 0>; > assigned-clock-parents = <&k3_clks 92 1>; > ti,otap-del-sel-legacy = <0x0>; > @@ -1074,13 +1074,13 @@ > dma-coherent; > }; > > - main_sdhci2: sdhci@4f98000 { > + main_sdhci2: mmc@4f98000 { > compatible = "ti,j721e-sdhci-4bit"; > reg = <0x0 0x4f98000 0x0 0x1000>, <0x0 0x4f90000 0x0 0x400>; > interrupts = ; > power-domains = <&k3_pds 93 TI_SCI_PD_EXCLUSIVE>; > - clock-names = "clk_xin", "clk_ahb"; > - clocks = <&k3_clks 93 0>, <&k3_clks 93 5>; > + clock-names = "clk_ahb", "clk_xin"; > + clocks = <&k3_clks 93 5>, <&k3_clks 93 0>; > assigned-clocks = <&k3_clks 93 0>; > assigned-clock-parents = <&k3_clks 93 1>; > ti,otap-del-sel-legacy = <0x0>; >