Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1154554pxb; Fri, 22 Jan 2021 08:23:46 -0800 (PST) X-Google-Smtp-Source: ABdhPJxIJnizHBis/vocJK1PUNdyY/S1wJ8d1fq+5R+qG4Wx8IvCn3BNAuuFRbebnr4mnPVQNZPM X-Received: by 2002:a17:906:1712:: with SMTP id c18mr3577151eje.417.1611332626466; Fri, 22 Jan 2021 08:23:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611332626; cv=none; d=google.com; s=arc-20160816; b=0BWF6RcwdjLkaiiwzOP0IJcjriwY6j3VEsl6+IO5k072fOLtHJ8dzQcaZ3eqRN32Mu R2o4cSbNJpfTJe/X3jS58LjKN+Hn3oJMQaRVVB/i2GWEPaSdXSVlHV0DPnhLjXwk7MW1 le+l/Duupq9ThbWOZUwPXXEaT9x/3k3FGDgbKKwCi70JBRFNYIkRg5UPzGSK3porKXnq etEM4T64jjst8Rp8G27/MgfOvQFGIHImyZRY6UK28Hpvr1ho/SvikbgogiRQPtQVsJvL Utcq9/tUKiGu2odAFGLV2Wo9VsICaJxEjIbzNY3TV8RDPhj6eFj45fnuHgSeVCduwBxa tyuA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=JwP7/bplYNyXD56Jkwyj8QnEflGq+zika7yVVyBSp+U=; b=VTCX/93cm/zExAGLVGakuuyH5IB0GX4+v7mzZ7rfxtCEyspTB4G5xFOm3G0TAVFLnM GZcopeMHX8PqSIWSXev7X/R3a5fFyJ2mKzIUxicHa1nBhR1jq4QktsLY4pOQqBKehD2S 4CEINgbxkRNzWgTOXHjXhVFZs5r/Z2uRegBZKEOHDrJqemtv30tQ+raEYO8fWu1wJM5M dPXV7COs+4iPg7IJ89W+I3+7iWVlR9F0is3wH4Y+N1ppPEtTOwwbYyGpHvfV6P71aF/2 mHbl3mcWCNPEqiT1EgH0X5UK9h/10h++DNac7XM8AofxOkaNtZCke0n+VKF8Ibp/9J8g F7dw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=RV8swPyr; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q19si3732538edv.94.2021.01.22.08.23.21; Fri, 22 Jan 2021 08:23:46 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=RV8swPyr; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729598AbhAVQTj (ORCPT + 99 others); Fri, 22 Jan 2021 11:19:39 -0500 Received: from mail.kernel.org ([198.145.29.99]:34954 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729529AbhAVQQ4 (ORCPT ); Fri, 22 Jan 2021 11:16:56 -0500 Received: by mail.kernel.org (Postfix) with ESMTPSA id 212F323A9A; Fri, 22 Jan 2021 16:16:15 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1611332175; bh=1mxjcxDniCvxUAxOKwFFiFDSqjzi1cRxOC70wCic4U8=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=RV8swPyrj87Hi1E6siSqigY+H2F5XcJyThGBd6izulfSy9C5yRwimeFbPQM8/i2b9 D+bnyOlZyiiXgqg971lLkHQmQC2FfEgSXamgU/8K9TBMRdB4D+9L+1pvd/Bp1wT3LK nrFKDOfKP4uq/DvNNzOKupL6t8EAkQzi7Y17i8OEyQnaeXN5Q9OeabBs7ArbRbWoue COZnO+Ry3YSFvDg0KTOmker1sbC7FNn0xCUA+Y+o+XQ/E7AGWtcwxD/BIqZA4eTG+r KhbM30sR1/Mf1F1NUl8S28vAiTtpErS9LQWYj5s+IZ5c7au/d4f8iQe4JLmA/5t8mF QkbMM/5m2EN4w== Received: by mail-ed1-f41.google.com with SMTP id g24so7151753edw.9; Fri, 22 Jan 2021 08:16:15 -0800 (PST) X-Gm-Message-State: AOAM532U56c4IZtvW2YK1R1QTKcM4Z0PxzMZZR47x0ViMWnTTT56sFWY xdtZm4qlgkcGnFy2AxML8DNIWYLxwRDLUJV9iQ== X-Received: by 2002:a50:e78b:: with SMTP id b11mr3761778edn.165.1611332173622; Fri, 22 Jan 2021 08:16:13 -0800 (PST) MIME-Version: 1.0 References: <20210111221435.GA3138373@robh.at.kernel.org> <20210112085737.GC5827@pc-user> In-Reply-To: <20210112085737.GC5827@pc-user> From: Rob Herring Date: Fri, 22 Jan 2021 10:16:02 -0600 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v2 1/2] dt-bindings: drm/bridge: anx7625: add DPI flag and swing setting To: Xin Ji Cc: David Airlie , Nicolas Boichat , Hsin-Yi Wang , Daniel Vetter , Sam Ravnborg , Laurent Pinchart , Maxime Ripard , Mark Brown , =?UTF-8?Q?Ricardo_Ca=C3=B1uelo?= , dri-devel , devicetree@vger.kernel.org, Sheng Pan , "linux-kernel@vger.kernel.org" Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Jan 12, 2021 at 2:57 AM Xin Ji wrote: > > Hi Rob Herring, thanks for the comments. > > On Mon, Jan 11, 2021 at 04:14:35PM -0600, Rob Herring wrote: > > On Thu, Dec 31, 2020 at 10:21:12AM +0800, Xin Ji wrote: > > > Add DPI flag for distinguish MIPI input signal type, DSI or DPI. Add > > > swing setting for adjusting DP tx PHY swing > > > > > > Signed-off-by: Xin Ji > > > --- > > > .../bindings/display/bridge/analogix,anx7625.yaml | 25 ++++++++++++++++++++-- > > > 1 file changed, 23 insertions(+), 2 deletions(-) > > > > > > diff --git a/Documentation/devicetree/bindings/display/bridge/analogix,anx7625.yaml b/Documentation/devicetree/bindings/display/bridge/analogix,anx7625.yaml > > > index 60585a4..4eb0ea3 100644 > > > --- a/Documentation/devicetree/bindings/display/bridge/analogix,anx7625.yaml > > > +++ b/Documentation/devicetree/bindings/display/bridge/analogix,anx7625.yaml > > > @@ -34,6 +34,16 @@ properties: > > > description: used for reset chip control, RESET_N pin B7. > > > maxItems: 1 > > > > > > + analogix,swing-setting: > > > + type: uint8-array > > > > Humm, this should have be rejected by the meta-schema. > We needs define an array to adjust DP tx PHY swing, the developer hopes these > settings are changeable, so I moved the register data to DT. Can you > give me some suggestion if it is rejected by the meta-schema? > > > > > + $ref: /schemas/types.yaml#/definitions/uint32-array > > > > This is how types are defined other than boolean or nodes (object). > > > > > + description: an array of swing register setting for DP tx PHY > > > + > > > + analogix,mipi-dpi-in: > > > + type: int > > > + $ref: /schemas/types.yaml#/definitions/uint32 > > > + description: indicate the MIPI rx signal type is DPI or DSI > > > > Why does this need to be in DT, you should be able to determine this > > based on what you are connected to. > As the anx7625 can receive MIPI DSI and DPI data (depends on hardware > implement, we have a project which have two anx7625, one is DSI input, > the other is DPI input), we needs to let driver know what kind of MIPI > rx signal input. And there is no other way to tell driver the MIPI rx > signal type, we needs define this flag. That's only true if what's driving the output is a single h/w block that can drive either. But typically you have 2 blocks: an LCD controller driving parallel signals and a DSI controller in front of it doing parallel to DSI conversion. The anx7625 would be connected to the LCD controller or DSI controller via the graph binding depending on the h/w connection. However, if you do need this, then let's extend video-interfaces.yaml 'bus-type' to include DSI (it already has parallel). Rob