Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp3708166pxb; Tue, 26 Jan 2021 02:40:41 -0800 (PST) X-Google-Smtp-Source: ABdhPJw0kCVtUtDFVAtRlqbmHy9kfodkrQpbl8g65sSN2TPxUSsycze5gauFKXMlMisic7pJNTMk X-Received: by 2002:a50:8b66:: with SMTP id l93mr3933221edl.384.1611657641022; Tue, 26 Jan 2021 02:40:41 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611657641; cv=none; d=google.com; s=arc-20160816; b=Ys609xGZCCgm8JeAaQZiJUwfTpaez63HC7gePhD7iq41S79K3qhxnSrJIx2+ykHKRX EFjQ1mTy8TRXPW6/TfqYspbkNjRPbShWIQq2FUyczlVhFCWBC+MmUeWxn4/mT1MPGyEB 4twhHlY9xhoVJIeSHPxZ9+DizDosZHrE+EaQxKZ4T5OwIy/hR/jZrbvTg8RoeLaMw7Ny 3XGUw95mxr4E50g3G8BS3aIk8WuZ/74XWqUPJh3JF4KagQdp5rt+vq9k2dJj//WBWgGJ Dz8SRDovuoTBYbN5xfGoQ4jW/6QK+V64IKCK17TVvAtoTIQukcBd2tHNUnROibNnMIJM PQiQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=9KzooEzNJudfs8vdN5QNNjT5ojSccFf8tRCUDI4AzCU=; b=I3tOL99TcXbS1Q+RznK4tG1oNENEET4Oikikw8R9lCZ8nxhU8krFvCa4QsHla9x+Jz x9U7KmtDszc2TLj4au/2aJVLd8vDrDCSBl85zz8jXcJKSxr5M1Kzeo8+sL0IMl9/RWoL rZ1ZR/a1FRX9+wWgnKjJvejBY4xvXGr4iOGhsH1BtTSV29802/L32dR9P6/8/N21Fo77 FjxTiT0nrVD90f1CWrjLsQLY0DLjX2tgdLo//BQbUGPbxTSoOP+PNumlq6bYuMbKz+si mtXW9MWFh8lvqo0m9RYj/8J+h3bBZNwNy4FWrbGdYgvSmupS/yFkTopr8B5Dyn/dfsqq 0n6A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=DrrZxszC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id c24si8197644edy.179.2021.01.26.02.40.16; Tue, 26 Jan 2021 02:40:41 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=DrrZxszC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2403849AbhAZKjX (ORCPT + 99 others); Tue, 26 Jan 2021 05:39:23 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52486 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731425AbhAZB42 (ORCPT ); Mon, 25 Jan 2021 20:56:28 -0500 Received: from mail-ot1-x329.google.com (mail-ot1-x329.google.com [IPv6:2607:f8b0:4864:20::329]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BCE21C0617AA for ; Mon, 25 Jan 2021 17:55:46 -0800 (PST) Received: by mail-ot1-x329.google.com with SMTP id f6so14811836ots.9 for ; Mon, 25 Jan 2021 17:55:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=9KzooEzNJudfs8vdN5QNNjT5ojSccFf8tRCUDI4AzCU=; b=DrrZxszCva3FTmhjfGLJzJrc3wB1j9Eo1KC1LtQ1FsXEAot/Ybv1blTIhPyYfOyNgm T+EnnqpzXEgGxvkc5i5z3xWPJFSweRtK1ezOLRhZqB9KkPfVkAJgZe+QbwttIrq6o+KV P037KGFPglzPjXgxTXJS39oLXUzxdz5TXf6EzvuL3hKV7vjf1eejNoUmuw3U2b6RzyQZ L6Q3IVVx+LIhLxC56CMMwW7q/y3HgIeMJ1R3w4HPKVYpiGvapKZzdhqMPfXaWX6WiDuO WGSGo6/tKzYFvFHEgNt/XsbxjzZZ32UPz4bALilazsw8kaZcw0CPfmpBk9M+MS0mnh39 dFuw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=9KzooEzNJudfs8vdN5QNNjT5ojSccFf8tRCUDI4AzCU=; b=ra37GQSl9cEU49dLRPXerf7DoP8CFfPELS3nX54pY8S3PiOPUClbInAO5cXVzpIafb ugCm4UMu6zclE1oK2DDIxTCkcoK+rEFyn8/x2Iy7q8f3AUUAkuH4R9nZ4+IPMulZzLNh eNXq9FQqYaT5+ampw+WiG6ya63sMDpPh1Ft+RDswQbiwTCAxjqq9YVRR4yZqhIysklDI Z8Sinz3oykDOTPfnlfa7dREZQbozrvt5yYarIxWmyfYrRp31/i9Whl39V1OZ5hrdREG0 7HE7vEG44jdtk8QSqDdqsdwYEA/IUTKnhx0YLNfNKfFHD5utv4fV2xunY77QCGXT2rzd mfkA== X-Gm-Message-State: AOAM5312fesOSUM/MXZ2Kkx8x6jc7qltdZiKBF1/Q42+f6lZWngr4+F4 O+yQAste/6XuLt0qKve+1ovatw== X-Received: by 2002:a9d:4e89:: with SMTP id v9mr2322939otk.171.1611626146046; Mon, 25 Jan 2021 17:55:46 -0800 (PST) Received: from yoga (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id d10sm3570160ooh.32.2021.01.25.17.55.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Jan 2021 17:55:45 -0800 (PST) Date: Mon, 25 Jan 2021 19:55:43 -0600 From: Bjorn Andersson To: Wesley Cheng Cc: balbi@kernel.org, gregkh@linuxfoundation.org, robh+dt@kernel.org, agross@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org, peter.chen@nxp.com, jackp@codeaurora.org Subject: Re: [PATCH v6 3/4] usb: dwc3: Resize TX FIFOs to meet EP bursting requirements Message-ID: <20210126015543.GB1241218@yoga> References: <1611288100-31118-1-git-send-email-wcheng@codeaurora.org> <1611288100-31118-4-git-send-email-wcheng@codeaurora.org> <724cb274-36ce-fb48-a156-4eaf9e686fdf@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <724cb274-36ce-fb48-a156-4eaf9e686fdf@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon 25 Jan 19:14 CST 2021, Wesley Cheng wrote: > > > On 1/22/2021 9:12 AM, Bjorn Andersson wrote: > > On Thu 21 Jan 22:01 CST 2021, Wesley Cheng wrote: > > > > Hi Bjorn, > > > > Under what circumstances should we specify this? And in particular are > > there scenarios (in the Qualcomm platforms) where this must not be set? > >The TXFIFO dynamic allocation is actually a feature within the DWC3 > controller, and isn't specifically for QCOM based platforms. It won't > do any harm functionally if this flag is not set, as this is meant for > enhancing performance/bandwidth. > > > In particular, the composition can be changed in runtime, so should we > > set this for all Qualcomm platforms? > > > Ideally yes, if we want to increase bandwith for situations where SS > endpoint bursting is set to a higher value. > > > And if that's the case, can we not just set it from the qcom driver? > > > Since this is a common DWC3 core feature, I think it would make more > sense to have it in DWC3 core instead of a vendor's DWC3 glue driver. > I don't have any objections to implementing it in the core driver, but my question is can we just skip the DT binding and just enable it from the vendor driver? Regards, Bjorn