Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp3767799pxb; Tue, 26 Jan 2021 04:23:20 -0800 (PST) X-Google-Smtp-Source: ABdhPJxZXuq9w1QxMB/raeQkTK14hcmEvnxqjTcewCDeVdt2pXtOhYQCFG+4cRbQlJTtppddrcgV X-Received: by 2002:a17:907:9495:: with SMTP id dm21mr3355874ejc.462.1611663800438; Tue, 26 Jan 2021 04:23:20 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611663800; cv=none; d=google.com; s=arc-20160816; b=y3GwoNYi6rntYHbKDPjPIkOoYHzLBysfmdnJXtGekLaOAceQL9+SHSdi3RP8C+Bn/Z 22t9SAB+5GqFJcMjah3iLzATLS+Qxbd6fFNQhFNVudDkXDbfCufEfUy+v7MyhfJAHydB lLT1RU6Fm4YV3zbxSGOcAr8gISoiFiAfDFeeLDVnkQI1jj1guMYuGYD1CH5nyEtlwjY9 9aAXQcnAwtSXVKyLzjtgRhCjpv9DSv2e8QBPyide8nHx9nJSP2LD6VMbbXIDudFO99iS pAgujnnwLjxDY+MWoHF7mvG/2RKn4cdmwKP5abo7rce2aXNEUXvUpWO1KmXpL2V6BR+r MDMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dmarc-filter:sender:dkim-signature; bh=YoZ7b2gqHviotf0RFHsePw2Vtw+XQmyfSKqQucAiqTU=; b=c+2FX53+CZ1aFloHXH/clPhyA5NGW/5Y35dAEkgBmEyRd0BqYpBzhprWQ++BpM99qU tNvnyeh3nbNT6l2yOEuKTFtlsrp0QIRziS7LW9oM6AbsWf2B049pi0qQ49m5jyPUsEgb GEqTAv/G7Beo+7qVwoNdiu9kpPm/qaC0+QWqE51IqICOlO2XC8WkL7H0Hy7bqJQDK9dC WOORCH+MkHRg2jZcBZ6xvx9KEEnj+K88Ve2fVLHre/pSHei2tbMDwPhMy9EzT/tN0d5I 8G6Ehd6Cd15N5hPfYQ/qsh5AKNKDdfqlujnpsoC3cfEKbFAuuS7p+MoHRf0QfMDswFSK mT4g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=NPA0Nozx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g13si8523721edk.411.2021.01.26.04.22.56; Tue, 26 Jan 2021 04:23:20 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=NPA0Nozx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2404894AbhAZLEy (ORCPT + 99 others); Tue, 26 Jan 2021 06:04:54 -0500 Received: from a1.mail.mailgun.net ([198.61.254.60]:58586 "EHLO a1.mail.mailgun.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727025AbhAZEeA (ORCPT ); Mon, 25 Jan 2021 23:34:00 -0500 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1611635616; h=Content-Transfer-Encoding: Content-Type: In-Reply-To: MIME-Version: Date: Message-ID: From: References: Cc: To: Subject: Sender; bh=YoZ7b2gqHviotf0RFHsePw2Vtw+XQmyfSKqQucAiqTU=; b=NPA0NozxXTC3Lngu5bdmjCX8CmhhOFJnffv/BwHSuBEMosRVxuySmGVbMs9DPtJHWAtKwXWJ kOEOVVphkPHPbly1gD1fOHPGc83B6M9OiGow3x4M5lfT0N4kXGHJnYIFjc86Qrw7ZF7mpN3L CvC1Ft2HgQHz72OBtR/IWytsplg= X-Mailgun-Sending-Ip: 198.61.254.60 X-Mailgun-Sid: WyI0MWYwYSIsICJsaW51eC1rZXJuZWxAdmdlci5rZXJuZWwub3JnIiwgImJlOWU0YSJd Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by smtp-out-n06.prod.us-east-1.postgun.com with SMTP id 600f9b72bdcf468287eeb287 (version=TLS1.2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256); Tue, 26 Jan 2021 04:32:50 GMT Sender: wcheng=codeaurora.org@mg.codeaurora.org Received: by smtp.codeaurora.org (Postfix, from userid 1001) id 755FEC43464; Tue, 26 Jan 2021 04:32:49 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-caf-mail-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.9 required=2.0 tests=ALL_TRUSTED,BAYES_00, NICE_REPLY_A,SPF_FAIL autolearn=no autolearn_force=no version=3.4.0 Received: from [10.110.78.65] (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: wcheng) by smtp.codeaurora.org (Postfix) with ESMTPSA id 1E8F0C433C6; Tue, 26 Jan 2021 04:32:48 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 1E8F0C433C6 Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; spf=fail smtp.mailfrom=wcheng@codeaurora.org Subject: Re: [PATCH v6 3/4] usb: dwc3: Resize TX FIFOs to meet EP bursting requirements To: Bjorn Andersson Cc: balbi@kernel.org, gregkh@linuxfoundation.org, robh+dt@kernel.org, agross@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org, peter.chen@nxp.com, jackp@codeaurora.org References: <1611288100-31118-1-git-send-email-wcheng@codeaurora.org> <1611288100-31118-4-git-send-email-wcheng@codeaurora.org> <724cb274-36ce-fb48-a156-4eaf9e686fdf@codeaurora.org> <20210126015543.GB1241218@yoga> From: Wesley Cheng Message-ID: <99dd9419-a8fd-9eb2-9582-d24f865ecf70@codeaurora.org> Date: Mon, 25 Jan 2021 20:32:47 -0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:78.0) Gecko/20100101 Thunderbird/78.6.1 MIME-Version: 1.0 In-Reply-To: <20210126015543.GB1241218@yoga> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 1/25/2021 5:55 PM, Bjorn Andersson wrote: > On Mon 25 Jan 19:14 CST 2021, Wesley Cheng wrote: > >> >> >> On 1/22/2021 9:12 AM, Bjorn Andersson wrote: >>> On Thu 21 Jan 22:01 CST 2021, Wesley Cheng wrote: >>> >> >> Hi Bjorn, >>> >>> Under what circumstances should we specify this? And in particular are >>> there scenarios (in the Qualcomm platforms) where this must not be set? >>> The TXFIFO dynamic allocation is actually a feature within the DWC3 >> controller, and isn't specifically for QCOM based platforms. It won't >> do any harm functionally if this flag is not set, as this is meant for >> enhancing performance/bandwidth. >> >>> In particular, the composition can be changed in runtime, so should we >>> set this for all Qualcomm platforms? >>> >> Ideally yes, if we want to increase bandwith for situations where SS >> endpoint bursting is set to a higher value. >> >>> And if that's the case, can we not just set it from the qcom driver? >>> >> Since this is a common DWC3 core feature, I think it would make more >> sense to have it in DWC3 core instead of a vendor's DWC3 glue driver. >> > > I don't have any objections to implementing it in the core driver, but > my question is can we just skip the DT binding and just enable it from > the vendor driver? > > Regards, > Bjorn > Hi Bjorn, I see. I think there are some designs which don't have a DWC3 glue driver, so assuming there may be other platforms using this, there may not always be a vendor driver to set this. Thanks Wesley Cheng -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project