Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp3832546pxb; Tue, 26 Jan 2021 06:05:18 -0800 (PST) X-Google-Smtp-Source: ABdhPJxPP+rJg0mgT+IEGLUodYcbeGKRy2p2tR3x1NDJrMk5JgZsg5WV6lh6zumMkuyj/YihPjJ6 X-Received: by 2002:a50:fc97:: with SMTP id f23mr4977446edq.307.1611669918409; Tue, 26 Jan 2021 06:05:18 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611669918; cv=none; d=google.com; s=arc-20160816; b=G35Azx60hppRrsSm+sOZSazUWnGYjv+sQVIsmxfS1pFwSiS/3ZCrRsXkURyycbLlx1 EfoRuL4YDyHRMwCOkBDwSeacmZlYvECCi2tlhZtoVm5OD/TshTvMqQhzrCNLgAEUmiZD uwObvAIs7EcscjoTbh+XFxIXwu/Z2Fm9iwDBAAcLkPhwMc8UfT30pnfr7uIfPT46t53/ 7me8jpbIN/kSxy8EllFN6x08/JsDOeZAEGz7YE2Thj0ffZCX8UcstnjZJPVV3s9fJd8q 64fgP99k3pQ7539R564BzHn3GDfNwoNWQeVLyQro7uCtYlcG6MuIPupVz3fyB5Og9uLW GKCw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=DsRW8682y2lixPln0nxDDKYBmsvgTPn2c3pHhBZA6sA=; b=E/O25iHk1OhRARCeiB9UnmgTlzu28vT0MIHXQ0iPXbtHVZZwrrtaDtbxqx1Djn+Q9H sHlQiYeYHf40ya+EBpBpLUGcIUG6uidQBQRsGc+zsF8m/9KIjNXyEriW4Xxkw6TtXDqF qe6EKKbj5/8Q3dYF5LwiSK03KEhA9Z9j8xe1iXlBaTxGpA38mh/tYKn2CGmQimbgQPtJ LhQKGIZOEwnTUBb752rzWp+xo9ZHc6pICeOEKFIk8IdgHoa+jzBIUa6TyJ81KRVNl6t3 KDEvIGXOpWSELVoZlUF2dK+ozArtNmJ6Zwmcz094wZDJw24a7At0xQMoUAu1Ir5Pl8uG GjDw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t8si8767276edr.190.2021.01.26.06.04.50; Tue, 26 Jan 2021 06:05:18 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2405650AbhAZN7e (ORCPT + 99 others); Tue, 26 Jan 2021 08:59:34 -0500 Received: from mailgw02.mediatek.com ([210.61.82.184]:36294 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S2404105AbhAZNti (ORCPT ); Tue, 26 Jan 2021 08:49:38 -0500 X-UUID: 85a3cf059ecb43d49e7a5c3333651339-20210126 X-UUID: 85a3cf059ecb43d49e7a5c3333651339-20210126 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 757840574; Tue, 26 Jan 2021 21:48:53 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 26 Jan 2021 21:48:51 +0800 Received: from localhost.localdomain (10.15.20.246) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 26 Jan 2021 21:48:50 +0800 From: Mason Zhang To: Rob Herring , Matthias Brugger CC: , , , , , Mason Zhang Subject: [PATCH v1] arm64: dts: add spi nodes for MT6779 Date: Tue, 26 Jan 2021 21:35:32 +0800 Message-ID: <20210126133531.32253-1-mason.zhang@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 8A557D8BEB95744737A59A2EA6D8482F53660D56334A6816CA3C82BE6742886D2000:8 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds support spi to MT6779 SOC Signed-off-by: Mason Zhang --- arch/arm64/boot/dts/mediatek/mt6779.dtsi | 96 ++++++++++++++++++++++++ 1 file changed, 96 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt6779.dtsi b/arch/arm64/boot/dts/mediatek/mt6779.dtsi index 370f309d32de..272f4346d35e 100644 --- a/arch/arm64/boot/dts/mediatek/mt6779.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt6779.dtsi @@ -219,6 +219,102 @@ status = "disabled"; }; + spi0: spi0@1100a000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x1100a000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI0>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi1: spi1@11010000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x11010000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI1>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi2: spi2@11012000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x11012000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI2>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi3: spi3@11013000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x11013000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI3>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi4: spi4@11018000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x11018000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI4>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi5: spi5@11019000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x11019000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI5>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi6: spi6@1101d000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x1101d000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI6>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi7: spi7@1101e000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x1101e000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI7>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + audio: clock-controller@11210000 { compatible = "mediatek,mt6779-audio", "syscon"; reg = <0 0x11210000 0 0x1000>; -- 2.18.0