Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp4055136pxb; Tue, 26 Jan 2021 11:09:12 -0800 (PST) X-Google-Smtp-Source: ABdhPJyxJoFhX+S7whFKeYtY41soYH9AwsJGPjWl6z8iplAwMCWuvqwUVsBCx/ViaXETEgKGGXQl X-Received: by 2002:a05:6402:270e:: with SMTP id y14mr2861717edd.322.1611688152682; Tue, 26 Jan 2021 11:09:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611688152; cv=none; d=google.com; s=arc-20160816; b=iuA7L/pJ7EyPJwyABPn7aHZGEoYhk6EyCqtAcRNxXEnuK774N/fOLp7u0Sp7R0BGiU 95UaLiis7P/My8jpzz+c/eh+ijgqdbC4iRP8H28BbJ+4rU+Jo6fBnppGNIuyXauPSW6C LYAanXLn7kbbeG11LZ/XFlXBv9kaysehojvkNR/pWCEwTk92qbp5TgnDTTvAinSeX3W8 ymzc3tFd0w+2SpR3q4uEMdtSYXOsOZPki0waudj+mnC/WYfC/R5/Hj55gQQGrkcqTpF/ lisXxDwJ7xpC4ahSsNivnFDmXmzymfvPGgLiuPVlgEKn3FqxgpjhnwtQX6M7ialbO76y YztA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=DsRW8682y2lixPln0nxDDKYBmsvgTPn2c3pHhBZA6sA=; b=i7jXUMfmS8XcNbB8hdF9qkaCDHKx15xZqqCOriZHoD5Eyday9a9lX5i8mvNsqdh0F7 XagmP3DRiEoQpL1/xthgDF8Ob316BCTjPhsBkQaI5mEsEcrS0SeF4RmUAuWr/tgrdKKB C8ZdZ1HqnwwHY9dVvw1aQK83xw1rX4UB12dOWoNuF7PBZ40SPUgAUNXUc9muBQ2572Uz xKcaL3garTWR79M0+kQysvwqlwPlI6Jrc6BJpnKSbR7zjS04kR2d+thfB7l/QPKuhaIG SdyCwNtD5UZMqohX/BrigXenRi4M67sahbYHWB34crvgRWKZpREK6dbCPxjZsO7797aY itnw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p9si8811753edr.547.2021.01.26.11.08.46; Tue, 26 Jan 2021 11:09:12 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2391772AbhAZOLj (ORCPT + 99 others); Tue, 26 Jan 2021 09:11:39 -0500 Received: from mailgw02.mediatek.com ([210.61.82.184]:47057 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S2405771AbhAZOKH (ORCPT ); Tue, 26 Jan 2021 09:10:07 -0500 X-UUID: c8408ea7ad494aabbad222b78a77b1c1-20210126 X-UUID: c8408ea7ad494aabbad222b78a77b1c1-20210126 Received: from mtkmrs01.mediatek.inc [(172.21.131.159)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1475293282; Tue, 26 Jan 2021 22:09:08 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 26 Jan 2021 22:09:06 +0800 Received: from localhost.localdomain (10.15.20.246) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 26 Jan 2021 22:09:06 +0800 From: Mason Zhang To: Rob Herring , Matthias Brugger CC: , , , , , Mason Zhang Subject: [PATCH v1] arm64: dts: add spi node for MT6779 Date: Tue, 26 Jan 2021 21:56:26 +0800 Message-ID: <20210126135626.31352-1-mason.zhang@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds support spi to MT6779 SOC Signed-off-by: Mason Zhang --- arch/arm64/boot/dts/mediatek/mt6779.dtsi | 96 ++++++++++++++++++++++++ 1 file changed, 96 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt6779.dtsi b/arch/arm64/boot/dts/mediatek/mt6779.dtsi index 370f309d32de..272f4346d35e 100644 --- a/arch/arm64/boot/dts/mediatek/mt6779.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt6779.dtsi @@ -219,6 +219,102 @@ status = "disabled"; }; + spi0: spi0@1100a000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x1100a000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI0>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi1: spi1@11010000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x11010000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI1>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi2: spi2@11012000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x11012000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI2>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi3: spi3@11013000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x11013000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI3>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi4: spi4@11018000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x11018000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI4>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi5: spi5@11019000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x11019000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI5>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi6: spi6@1101d000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x1101d000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI6>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + + spi7: spi7@1101e000 { + compatible = "mediatek,mt6779-spi", + "mediatek,mt6765-spi"; + mediatek,pad-select = <0>; + reg = <0 0x1101e000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D2>, + <&topckgen CLK_TOP_SPI>, + <&infracfg_ao CLK_INFRA_SPI7>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + }; + audio: clock-controller@11210000 { compatible = "mediatek,mt6779-audio", "syscon"; reg = <0 0x11210000 0 0x1000>; -- 2.18.0