Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp4203475pxb; Tue, 26 Jan 2021 15:31:41 -0800 (PST) X-Google-Smtp-Source: ABdhPJy1EjgnNLdg3PTTdJGu1KX80mLV1+JlWMqxHr/CML4Q7ICcim26ladlmn5Mzv+eWhvz8vEG X-Received: by 2002:a05:6402:1151:: with SMTP id g17mr6311994edw.48.1611703900986; Tue, 26 Jan 2021 15:31:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611703900; cv=none; d=google.com; s=arc-20160816; b=DlmFs5OI1LhifR+cPNIl6x6NA/1o6hyYonZV+upKRmhRCkEPqEazpEGX6Z+zJVE381 QJiM77m9T7KwmguWnAIX3CPf48W1lsGna5mDQmGTk2MHHVjKryiFghlUqXfKIgNN1KV7 IV9TiSbgAEG2C51nMEoNvLpYgqCTIUiY/Ir34RqN18opiDgUb5BWQ0f1dSoOJ2NzlvrY XsH0KHB4PG0r8NtiEav02nTtk4juGEdqzI24s3smHvs6/XoZDs2e4iGdxanBQ7/P+0xd EA7Qvphk4uDovojTPAUPWSDQkaRfm8pqIX0Irtn/6dqm00XjxUwxzyCkF96SEZgX+UWG S1RA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=WEj3tmR62zGvDZoGCGiPRerSzNBbdxbd1rRwr/9kJUk=; b=h4FMN+mB7CIfGBQW2sQwnX66UwsZrBdF41K5FR9XLs8M302XUFq3NdwjxL8txzBpJm mcmnGjdq2YKxpP5+ojlyrXqupA23OAU29F7q5EcqMSZ+2zX9IHf2YilOvcpgDAilCoSW mnP3Y/Tgf3TD+1aITdEDG7DcYnHBk+mWGc/en+ENoQzmhpDP8Tp6PLJdABEhNsHxGQjS ESQT+SCHBx3mxwvSzPmpH6ieNYvx1TW/W1IJPI4JlapzJ33G0BWG5bfd/dgWHENid92H WGtB1hsSDfxIB74HnD4aAMTysiFmEtqqG/Z2swHeidjDF8AhxeDOGME1iR/UftloDpJn j5xA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=P49sxvgT; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f2si63871ejk.660.2021.01.26.15.31.15; Tue, 26 Jan 2021 15:31:40 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=P49sxvgT; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387971AbhAZXPI (ORCPT + 99 others); Tue, 26 Jan 2021 18:15:08 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38640 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726974AbhAZFPv (ORCPT ); Tue, 26 Jan 2021 00:15:51 -0500 Received: from mail-oo1-xc32.google.com (mail-oo1-xc32.google.com [IPv6:2607:f8b0:4864:20::c32]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5CCCFC061788 for ; Mon, 25 Jan 2021 21:15:03 -0800 (PST) Received: by mail-oo1-xc32.google.com with SMTP id y72so3335696ooa.5 for ; Mon, 25 Jan 2021 21:15:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=WEj3tmR62zGvDZoGCGiPRerSzNBbdxbd1rRwr/9kJUk=; b=P49sxvgT7xsvQvhm489+UNNHRjydA/7wRy7XhqQbQIEkgQQAJ3Ky16ENSRxcKRMsku k/7TmktrWpSOkzI7k/20H5wHVS2SGi0YbY5HGLE53sqXPhVr2wo/NpOooPbYSQdU34Th VBiPWougzOxqABN3qvXy7YNvpWcY6w7UNtQtxoAoswujsC2EWr3NxiczgXM2u5/HQfUJ LrYERBbGVl9yBkB6uzN0NsKTR4wJpcH5jAlCdV1KToNzMym5qVxYxIbTP3TXsKB3rNPf YAimxbu0HMBI1BBPkEWfvePe+eS4LQX5r7rOmyYjBxH4L8adq6dBB7mzBCOL2xoUrgJN 30Kw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=WEj3tmR62zGvDZoGCGiPRerSzNBbdxbd1rRwr/9kJUk=; b=XbfwDnD3VoAHiJFVqGcHTlNkG2wrsPAlCQxXyd8aXuW1r9haErmQ2NKCYd9ibABGL1 uoltkmkiGx9+0MPjUHdQdAMydeFZ5MdlN6SpENiTCBQ3pSgaBrkWanclYpwXidmnqbIt 1D2VY2ZB1m+zp0fuXfFBucB0hjdnw3x9CSAqAyV7XzJK7y0aZ1UyNb6W86Lr9ZM50JX5 1JeabZDQNv1jjewS5OuN1AU28/KMH16d60Vv+yFUfcBqzgMje2IB/V8x2JWmXUwHgi3n tvwfCO72OuZ0zAH7xSNHKpU87RRNDfMrNvhTRy1uogKSNvQLUZnyywT5wK5wGVtUq3Q7 m0JA== X-Gm-Message-State: AOAM532Meefl1kn8hgAx+xLllG4Vce7UNf3a2F7iMFDMIJQ1ik88OCFI FN1VKqjjxieLZMgn+50hmMc8Cg== X-Received: by 2002:a4a:9092:: with SMTP id j18mr1040063oog.19.1611638102791; Mon, 25 Jan 2021 21:15:02 -0800 (PST) Received: from builder.lan (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id f10sm2357672oom.18.2021.01.25.21.15.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Jan 2021 21:15:02 -0800 (PST) Date: Mon, 25 Jan 2021 23:15:00 -0600 From: Bjorn Andersson To: Wesley Cheng Cc: balbi@kernel.org, gregkh@linuxfoundation.org, robh+dt@kernel.org, agross@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org, peter.chen@nxp.com, jackp@codeaurora.org Subject: Re: [PATCH v6 3/4] usb: dwc3: Resize TX FIFOs to meet EP bursting requirements Message-ID: References: <1611288100-31118-1-git-send-email-wcheng@codeaurora.org> <1611288100-31118-4-git-send-email-wcheng@codeaurora.org> <724cb274-36ce-fb48-a156-4eaf9e686fdf@codeaurora.org> <20210126015543.GB1241218@yoga> <99dd9419-a8fd-9eb2-9582-d24f865ecf70@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <99dd9419-a8fd-9eb2-9582-d24f865ecf70@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon 25 Jan 22:32 CST 2021, Wesley Cheng wrote: > On 1/25/2021 5:55 PM, Bjorn Andersson wrote: > > On Mon 25 Jan 19:14 CST 2021, Wesley Cheng wrote: > > > >> > >> > >> On 1/22/2021 9:12 AM, Bjorn Andersson wrote: > >>> On Thu 21 Jan 22:01 CST 2021, Wesley Cheng wrote: > >>> > >> > >> Hi Bjorn, > >>> > >>> Under what circumstances should we specify this? And in particular are > >>> there scenarios (in the Qualcomm platforms) where this must not be set? > >>> The TXFIFO dynamic allocation is actually a feature within the DWC3 > >> controller, and isn't specifically for QCOM based platforms. It won't > >> do any harm functionally if this flag is not set, as this is meant for > >> enhancing performance/bandwidth. > >> > >>> In particular, the composition can be changed in runtime, so should we > >>> set this for all Qualcomm platforms? > >>> > >> Ideally yes, if we want to increase bandwith for situations where SS > >> endpoint bursting is set to a higher value. > >> > >>> And if that's the case, can we not just set it from the qcom driver? > >>> > >> Since this is a common DWC3 core feature, I think it would make more > >> sense to have it in DWC3 core instead of a vendor's DWC3 glue driver. > >> > > > > I don't have any objections to implementing it in the core driver, but > > my question is can we just skip the DT binding and just enable it from > > the vendor driver? > > > > Regards, > > Bjorn > > > > Hi Bjorn, > > I see. I think there are some designs which don't have a DWC3 glue > driver, so assuming there may be other platforms using this, there may > not always be a vendor driver to set this. > You mean that there are implementations of dwc3 without an associated glue driver that haven't yet realized that they need this feature? I would suggest then that we implement the core code necessary, we enable it from the Qualcomm glue layer and when someone realize that they need this without a glue driver it's going to be trivial to add the DT binding. The alternative is that we're lugging around a requirement to specify this property in all past, present and future Qualcomm dts files - and then we'll need to hard code it for ACPI anyways. Regards, Bjorn