Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp4388791pxb; Tue, 26 Jan 2021 21:59:32 -0800 (PST) X-Google-Smtp-Source: ABdhPJzrpc82I9z3+z/Vq7svv57LJAPoJBswps+JYc3bT/vIAj5k3YqwLl3ZgqbgSENwmQriRlQ2 X-Received: by 2002:a17:906:35c9:: with SMTP id p9mr5856605ejb.310.1611727172468; Tue, 26 Jan 2021 21:59:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611727172; cv=none; d=google.com; s=arc-20160816; b=nCMTDG9oLpYlzItSx4RIiR69Uzlme0EANWExVRJH5WCH3vVKWl5aOEiT1T1PPsJ3sw t+/ZFvicLD7kzFKv31wmaXtSb9Spf75erhaDf7VFQ4luZFjz2pHzDcGuMfAr42Ros6PB RkT7SZ8vPpXIyXC6WfKR0F9P5QhXQWuVl3bCkMvTGJ+HR5z7kjR/Ag6Dg/JmnePYTO0R uxBYj2Zcq27hgh/GvFedjaUfQEdME3Yw8kueOp1sP4+xHnqoovNKtaUonesONf8k2BPk b3nFTJ3S/Z0FOrowSIr6iddRf+7kFWsZxAv13+HPxOwg5FYpPtwwAyBxzrtnIhiFnugn 05eA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=WAh9cO1H5xGtmUo9AmND+gGNpm1ZhIS48S3CNs86T8M=; b=uYbYGEkMpWkgn/Wh1a7gsDCHLVABQFRRq0fmrZqFZAlOusGMstrwE+cMz/XSwNx/RB 2gag+NZTA39N3ob7rlnhQQ4Qau9vWGVKDdNghKZvmJLdaa3A7/cAY60T+N1TXnBlxNkO CDNHC33ey2UgwUAEMPO1RuSmaF6mn0Frfa8O8SrggXMd8HjY2sbzS9J3YKFxC2/yq+dl I0yRj9J8/xewRBd7P8Bm1pQ1PxkpRS7UogblXMyOlIf+SUIMDafU+7R/ZbM/FU+j9yGE aBoDC3ZlYc3I+y/M9T/TM8JTv7tAtyv53JtKZHbwH9ANkIawWrTcFZjhuyNjOL3efDKy m9mA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q8si472280edw.344.2021.01.26.21.59.08; Tue, 26 Jan 2021 21:59:32 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389680AbhAZRka (ORCPT + 99 others); Tue, 26 Jan 2021 12:40:30 -0500 Received: from mailgw02.mediatek.com ([210.61.82.184]:37579 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S2389678AbhAZIF1 (ORCPT ); Tue, 26 Jan 2021 03:05:27 -0500 X-UUID: 4b1a925bd7b74faf830dffe94b0833a1-20210126 X-UUID: 4b1a925bd7b74faf830dffe94b0833a1-20210126 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1032079677; Tue, 26 Jan 2021 16:03:56 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs02n1.mediatek.inc (172.21.101.77) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 26 Jan 2021 16:03:55 +0800 Received: from mtksdaap41.mediatek.inc (172.21.77.4) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 26 Jan 2021 16:03:55 +0800 From: Henry Chen To: Georgi Djakov , Rob Herring , Matthias Brugger , Stephen Boyd , Ryan Case CC: Mark Rutland , Nicolas Boichat , Fan Chen , James Liao , Arvin Wang , , , , , , Henry Chen Subject: [PATCH V8 01/12] dt-bindings: soc: Add dvfsrc driver bindings Date: Tue, 26 Jan 2021 16:03:43 +0800 Message-ID: <1611648234-15043-2-git-send-email-henryc.chen@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1611648234-15043-1-git-send-email-henryc.chen@mediatek.com> References: <1611648234-15043-1-git-send-email-henryc.chen@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Document the binding for enabling dvfsrc on MediaTek SoC. Signed-off-by: Henry Chen --- .../devicetree/bindings/soc/mediatek/dvfsrc.yaml | 67 ++++++++++++++++++++++ include/dt-bindings/interconnect/mtk,mt8183-emi.h | 21 +++++++ 2 files changed, 88 insertions(+) create mode 100644 Documentation/devicetree/bindings/soc/mediatek/dvfsrc.yaml create mode 100644 include/dt-bindings/interconnect/mtk,mt8183-emi.h diff --git a/Documentation/devicetree/bindings/soc/mediatek/dvfsrc.yaml b/Documentation/devicetree/bindings/soc/mediatek/dvfsrc.yaml new file mode 100644 index 0000000..0b746a8 --- /dev/null +++ b/Documentation/devicetree/bindings/soc/mediatek/dvfsrc.yaml @@ -0,0 +1,67 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/soc/mediatek/dvfsrc.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: MediaTek dynamic voltage and frequency scaling resource collector (DVFSRC) + +description: | + The Dynamic Voltage and Frequency Scaling Resource Collector (DVFSRC) is a + HW module which is used to collect all the requests from both software and + hardware and turn into the decision of minimum operating voltage and minimum + DRAM frequency to fulfill those requests. + +maintainers: + - henryc.chen + +properties: + reg: + description: DVFSRC common register address and length. + + compatible: + enum: + - mediatek,mt6873-dvfsrc + - mediatek,mt8183-dvfsrc + - mediatek,mt8192-dvfsrc + + '#interconnect-cells': + const: 1 + +patternProperties: + dvfsrc-vcore: + type: object + description: + The DVFSRC regulator is modelled as a subdevice of the DVFSRC. + Because DVFSRC can request power directly via register read/write, likes + vcore which is a core power of mt8183. As such, the DVFSRC regulator + requires that DVFSRC nodes be present. + $ref: /schemas/regulator/regulator.yaml# + +required: + - compatible + - reg + - "#interconnect-cells" + +additionalProperties: false + +examples: + - | + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + dvfsrc@10012000 { + compatible = "mediatek,mt8183-dvfsrc"; + reg = <0 0x10012000 0 0x1000>; + #interconnect-cells = <1>; + dvfsrc_vcore: dvfsrc-vcore { + regulator-name = "dvfsrc-vcore"; + regulator-min-microvolt = <725000>; + regulator-max-microvolt = <800000>; + regulator-always-on; + }; + }; + }; diff --git a/include/dt-bindings/interconnect/mtk,mt8183-emi.h b/include/dt-bindings/interconnect/mtk,mt8183-emi.h new file mode 100644 index 0000000..dfd143f --- /dev/null +++ b/include/dt-bindings/interconnect/mtk,mt8183-emi.h @@ -0,0 +1,21 @@ +/* SPDX-License-Identifier: GPL-2.0 + * + * Copyright (c) 2021 MediaTek Inc. + */ + +#ifndef __DT_BINDINGS_INTERCONNECT_MTK_MT8183_EMI_H +#define __DT_BINDINGS_INTERCONNECT_MTK_MT8183_EMI_H + +#define MT8183_SLAVE_DDR_EMI 0 +#define MT8183_MASTER_MCUSYS 1 +#define MT8183_MASTER_GPU 2 +#define MT8183_MASTER_MMSYS 3 +#define MT8183_MASTER_MM_VPU 4 +#define MT8183_MASTER_MM_DISP 5 +#define MT8183_MASTER_MM_VDEC 6 +#define MT8183_MASTER_MM_VENC 7 +#define MT8183_MASTER_MM_CAM 8 +#define MT8183_MASTER_MM_IMG 9 +#define MT8183_MASTER_MM_MDP 10 + +#endif -- 1.9.1