Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp593828pxb; Wed, 27 Jan 2021 16:08:55 -0800 (PST) X-Google-Smtp-Source: ABdhPJyr31IMZzI20npNePHgyckdIqmoDplPCNthZ9VGTIJ5tm7dqledd9YYifwpsJDRhIZ6FNMj X-Received: by 2002:a05:6402:1bcc:: with SMTP id ch12mr11262972edb.283.1611792535453; Wed, 27 Jan 2021 16:08:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611792535; cv=none; d=google.com; s=arc-20160816; b=v0YZrWI9opzGIKNsQg3h/Ll+l80C4Kc6cHq2FuFjDmJxG10LB9XKUc7/36+TIjb6jo 3kXZxHGhfhU67qKcN50J5qHimv3yaw5hI9yIyDKmnbapeQLXoC5jABYjyT/bVJecH/zr +1mucG0r3WDkZhGESgZXMZwRzRNF18gFSKIlOTKa7qgutBj+qhBT1HqYRu534Ptk0C+R fBCFF+FTXPQN4WNpxFO/a199OG/nbeO0NmqwlAcEg9BilmnEN9xhUUlNmyzSh6xbHRyY u7nb2Hv7bT/q30Oqf+1o9DZA66gcMLqpnKTiGylne8QAVfnF116lxG7lY+FCSGgdcB+e B1hg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=HkIKzfe9Xn9InXS2/q+w29s+XYj45mGnDdgekv9xmkY=; b=soqeogc8OaTEWNas+uzr1QsmgQFI12gIyCUyoXHDNdQ3JijYhlhilPGU1FuvM2NuV3 ohOJHXstm3o73DPWRfOnomHcSfHeBlqH/GL5FmbBkWNvvSVe2OnZmM6ww4Rc4pEJ3fIL /lp6IBHLERPdXDLERfXA3vjLpqUP84iXImd0ZAThV+OC5s8uRDRU9QhkjJkL8dSnx4Nv A2jslf6EJCXuk2Y5MefHALsh3tpNFK64W13rT+Pe9SvPtq4mFL10M51uFIKHlvnbUsSN hyAtPGFDdAscRWj4ifVCVCUpW/NcEpBhluGYEKI9Pnax31UwtKGG5WqhjwN9X9VTC48A Ekpw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=oBTl0XpT; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a15si1475375ejv.583.2021.01.27.16.08.31; Wed, 27 Jan 2021 16:08:55 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=oBTl0XpT; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1344065AbhA0Ri3 (ORCPT + 99 others); Wed, 27 Jan 2021 12:38:29 -0500 Received: from mail.kernel.org ([198.145.29.99]:44680 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1343711AbhA0RhM (ORCPT ); Wed, 27 Jan 2021 12:37:12 -0500 Received: by mail.kernel.org (Postfix) with ESMTPSA id 302FF64DAD; Wed, 27 Jan 2021 17:36:31 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1611768991; bh=xPPYeS8RgTbH6m2KaElCiQqXoxTl8PfHtu7YhvH5PVA=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=oBTl0XpT9oEcyg8xXeTkEBk299yvLhFS/OjGvzYFkBoaBAH44uF2yt11nU9RzETWN sTbtKI4Xh2MGCAXJTxQv+D00gQFs1ZT/kTqOg/xqpOaLRVE3fcKs0R7yXEl6P6/dVC 62FK4NTmrLD+rSnkDJRt7jG3mx4Nxuz84YEh3qBeXU4R2q2bB9jDzkBaTLpGWsgpM8 TthckL4y96pgoLGf+AswoEFrVuMnfAqmLjMQ+1fkGg3GK0fWRuirpfSAPYLONqJLHV gOXmz01v5z0FlnkUgO4NLV1+wnYsIScocQ2jZZ25gaOKy7eI7qm0YoUiBm6VWC81CB 4JhHXmJ3MvQ7g== Received: by mail-ej1-f43.google.com with SMTP id g3so3824194ejb.6; Wed, 27 Jan 2021 09:36:31 -0800 (PST) X-Gm-Message-State: AOAM530GF1wcKouKCaDBtsotnuzZYtxAGsMeJbVDQ6R30cNP/STWSBkx 1I2vHUl6yTlRgOdDCGcUb+1Z9NLrovqaKlIS0w== X-Received: by 2002:a17:906:a94:: with SMTP id y20mr7301878ejf.525.1611768989608; Wed, 27 Jan 2021 09:36:29 -0800 (PST) MIME-Version: 1.0 References: <1611223156-8787-1-git-send-email-bharat.kumar.gogada@xilinx.com> <20210121162827.GA2658969@bjorn-Precision-5520> In-Reply-To: <20210121162827.GA2658969@bjorn-Precision-5520> From: Rob Herring Date: Wed, 27 Jan 2021 11:36:16 -0600 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH] PCI: xilinx-nwl: Enable coherenct PCIe traffic using CCI To: Bjorn Helgaas Cc: Bharat Kumar Gogada , PCI , "linux-kernel@vger.kernel.org" , Bjorn Helgaas Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Jan 21, 2021 at 10:28 AM Bjorn Helgaas wrote: > > [+cc Rob] > > s/coherenct/coherent/ in subject > s/traffic/DMA/ (this applies specifically to DMA, not to MMIO) > > On Thu, Jan 21, 2021 at 03:29:16PM +0530, Bharat Kumar Gogada wrote: > > - Add support for routing PCIe traffic coherently when > > Cache Coherent Interconnect(CCI) is enabled in the system. > > s/- Add/Add/ > s/Interconnect(CCI)/Interconnect (CCI)/ > > Can you include a URL to a CCI spec? I'm not familiar with it. I > guess this is something upstream from the host bridge, i.e., between > the CPU and the host bridge, so it's outside the PCI domain? > > I'd like to mention the DT "dma-coherent" property in the commit log > to help connect this with the knob that controls it. > > The "dma-coherent" property is mentioned several places in > Documentation/devicetree/bindings/pci/ (but not anything obviously > related to xilinx-nwl). Should it be moved to something like > Documentation/devicetree/bindings/pci/pci.txt to make it more generic? It is generic (beyond PCI), but needs to be documented as used in each PCI host binding. Don't need any more than 'dma-coherent: true'. > > > Signed-off-by: Bharat Kumar Gogada > > --- > > drivers/pci/controller/pcie-xilinx-nwl.c | 8 ++++++++ > > 1 file changed, 8 insertions(+) > > > > diff --git a/drivers/pci/controller/pcie-xilinx-nwl.c b/drivers/pci/controller/pcie-xilinx-nwl.c > > index 07e3666..08e06057 100644 > > --- a/drivers/pci/controller/pcie-xilinx-nwl.c > > +++ b/drivers/pci/controller/pcie-xilinx-nwl.c > > @@ -26,6 +26,7 @@ > > > > /* Bridge core config registers */ > > #define BRCFG_PCIE_RX0 0x00000000 > > +#define BRCFG_PCIE_RX1 0x00000004 > > #define BRCFG_INTERRUPT 0x00000010 > > #define BRCFG_PCIE_RX_MSG_FILTER 0x00000020 > > > > @@ -128,6 +129,7 @@ > > #define NWL_ECAM_VALUE_DEFAULT 12 > > > > #define CFG_DMA_REG_BAR GENMASK(2, 0) > > +#define CFG_PCIE_CACHE GENMASK(7, 0) > > > > #define INT_PCI_MSI_NR (2 * 32) > > > > @@ -675,6 +677,12 @@ static int nwl_pcie_bridge_init(struct nwl_pcie *pcie) > > nwl_bridge_writel(pcie, CFG_ENABLE_MSG_FILTER_MASK, > > BRCFG_PCIE_RX_MSG_FILTER); > > > > + /* This routes the PCIe DMA traffic to go through CCI path */ > > + if (of_dma_is_coherent(dev->of_node)) { > > + nwl_bridge_writel(pcie, nwl_bridge_readl(pcie, BRCFG_PCIE_RX1) | > > + CFG_PCIE_CACHE, BRCFG_PCIE_RX1); > > + } > > + > > err = nwl_wait_for_link(pcie); > > if (err) > > return err; > > -- > > 2.7.4 > >