Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp594618pxb; Wed, 27 Jan 2021 16:10:15 -0800 (PST) X-Google-Smtp-Source: ABdhPJw0WyG2PMxBl669F9Aka4IR8NrLQxsKGakd7rmvmvxgk5+KsgxgikkgUfJMUOZNDbQavbbI X-Received: by 2002:a17:906:2898:: with SMTP id o24mr8491202ejd.215.1611792615406; Wed, 27 Jan 2021 16:10:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611792615; cv=none; d=google.com; s=arc-20160816; b=U7hnGLkIw57f8QQgoceSr0iBrKS6I82ZPGkA8yyTgRVTJkP+BBMszJFjkF2+Yp2oc8 mgM43A1F6P87P6qVaQA8Ik+cWXuUXXHldueAHZOZX/M2pPwq+swI7Pz24bxXerraKdFh x8ITeW14jZJZpxveD02tf/6jeDrrkW/2bZGi88nANu0DLL28YpJcqgSCBxq3r4fIIP31 m0eo8gpb9Gxga20TpfO+YEFHB3za2vBFYb+lETI9eIHbE7ph/31pPz5F4mmWaI4wMia3 0bxPEWE6+VTPlNovj9ggvH/Oi0Psj4/jqPozUJAAaFS0sSC5q8+4n4l1PF5rUjtlZF3h SGNQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=iPUaPg5DEw4nmC56nuxG3o0L9EqkGLqR2J3kn0A+o7U=; b=a4gnUR6EWaXdQbwmtRr2KEnERWsh/jcgbKAUeS4jFIxeCb7CQHbNttiihKRuchQNBO 5FzHiLDn2KPh/1WfxX0N1j6/R5+9kwl+uDrLMpWSmdQP21Z9FsYwRAuaoQkgBkw4MbXA OZ6CwxUujKhjyups1ET2oFNsb7/4VPjljsrK9/2+gJLmm9xly+1+VQpawPvyeDg69gXM i/lKqnTrL3Wsog3x4GBwrnRgWMzPVsy4dq7P36syOBjMxl4eP2YW0yimHeU5c2ko+ilY myWaVzKC1uJgc4I8yHQ+IL2k21+8zJL6/Ej4ryVm/YWTBIy4PjWwi/lsUauhKLTW/igQ 2gug== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i13si1537952ejz.170.2021.01.27.16.09.50; Wed, 27 Jan 2021 16:10:15 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1343677AbhA0R11 (ORCPT + 99 others); Wed, 27 Jan 2021 12:27:27 -0500 Received: from foss.arm.com ([217.140.110.172]:56470 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235425AbhA0R0n (ORCPT ); Wed, 27 Jan 2021 12:26:43 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id A255E1396; Wed, 27 Jan 2021 09:25:57 -0800 (PST) Received: from localhost.localdomain (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 885563F66E; Wed, 27 Jan 2021 09:25:55 -0800 (PST) From: Andre Przywara To: Maxime Ripard , Chen-Yu Tsai Cc: Jernej Skrabec , Samuel Holland , Icenowy Zheng , Rob Herring , =?UTF-8?q?Cl=C3=A9ment=20P=C3=A9ron?= , Shuosheng Huang , Yangtao Li , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com, Lee Jones , devicetree@vger.kernel.org Subject: [PATCH v5 04/20] dt-bindings: mfd: axp20x: Add AXP305 compatible (plus optional IRQ) Date: Wed, 27 Jan 2021 17:24:44 +0000 Message-Id: <20210127172500.13356-5-andre.przywara@arm.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20210127172500.13356-1-andre.przywara@arm.com> References: <20210127172500.13356-1-andre.przywara@arm.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The AXP305 PMIC used in AXP805 seems to be fully compatible to the AXP805 PMIC, so add the proper chain of compatible strings. Also at least on one board (Orangepi Zero2) there is no interrupt line connected to the CPU, so make the "interrupts" property optional. Signed-off-by: Andre Przywara --- Documentation/devicetree/bindings/mfd/axp20x.txt | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/mfd/axp20x.txt b/Documentation/devicetree/bindings/mfd/axp20x.txt index 4991a6415796..4fd748101e3c 100644 --- a/Documentation/devicetree/bindings/mfd/axp20x.txt +++ b/Documentation/devicetree/bindings/mfd/axp20x.txt @@ -26,10 +26,10 @@ Required properties: * "x-powers,axp803" * "x-powers,axp806" * "x-powers,axp805", "x-powers,axp806" + * "x-powers,axp803", "x-powers,axp805", "x-powers,axp806" * "x-powers,axp809" * "x-powers,axp813" - reg: The I2C slave address or RSB hardware address for the AXP chip -- interrupts: SoC NMI / GPIO interrupt connected to the PMIC's IRQ pin - interrupt-controller: The PMIC has its own internal IRQs - #interrupt-cells: Should be set to 1 @@ -43,6 +43,7 @@ more information: AXP20x/LDO3: software-based implementation Optional properties: +- interrupts: SoC NMI / GPIO interrupt connected to the PMIC's IRQ pin - x-powers,dcdc-freq: defines the work frequency of DC-DC in KHz AXP152/20X: range: 750-1875, Default: 1.5 MHz AXP22X/8XX: range: 1800-4050, Default: 3 MHz -- 2.17.5